Learn more about Filter Design HDL Coder

Properties — Alphabetical List

By Category

---

A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z  

AddInputRegister
AddOutputRegister
AddPipelineRegisters
BlockGenerateLabel
CastBeforeSum
ClockEnableInputPort
ClockEnableOutputPort
ClockHighTime
ClockInputPort
ClockInputs
ClockLowTime
ClockProcessPostfix
CoefficientMemory
CoefficientSource
CoeffMultipliers
CoeffPrefix
ComplexImagPostfix
ComplexRealPostfix
DALUTPartition
DARadix
EDAScriptGeneration
EntityConflictPostfix
ErrorMargin
FIRAdderStyle
ForceClock
ForceClockEnable
ForceReset
FracDelayPort
GenerateCoSimBlock
GenerateCosimModel
HDLCompileFilePostfix
HDLCompileInit
HDLCompileTerm
HDLCompileVerilogCmd
HDLCompileVHDLCmd
HDLSimCmd
HDLSimFilePostfix
HDLSimInit
HDLSimTerm
HDLSynthCmd
HDLSynthFilePostfix
HDLSynthInit
HDLSynthTerm
HDLSimViewWaveCmd
HoldInputDataBetweenSamples
HoldTime
InitializeTestBenchInputs
InlineConfigurations
InputComplex
InputPort
InputType
InstanceGenerateLabel
InstancePrefix
LoopUnrolling
MultifileTestBench
Name
OptimizeForHDL
OutputGenerateLabel
OutputPort
OutputType
PackagePostfix
ReservedWordPostfix
ResetAssertedLevel
ResetInputPort
ResetLength
ResetType
ReuseAccum
SafeZeroConcat
SerialPartition
SimulatorFlags
SplitArchFilePostfix
SplitEntityArch
SplitEntityFilePostfix
TargetDirectory
TargetLanguage
TestBenchClockEnableDelay
TestbenchCoeffStimulus
TestBenchDataPostFix
TestBenchFracDelayStimulus
TestBenchName
TestBenchReferencePostFix
TestBenchStimulus
TestBenchUserStimulus
UseAggregatesForConst
UserComment
UseRisingEdge
UseVerilogTimescale
VectorPrefix
VerilogFileExtension
VHDLFileExtension

Property Reference

AddInputRegister

© 1984-2009- The MathWorks, Inc.    -   Site Help   -   Patents   -   Trademarks   -   Privacy Policy   -   Preventing Piracy   -   RSS