Filter Design HDL Coder™

TargetLanguage

Specify HDL language to use for generated filter code

Settings

'VHDL' (default)

Generate VHDL filter code.

'verilog'

Generate Verilog filter code.

TargetDirectory

TestbenchCoeffStimulus