| Filter Design HDL Coder™ | ![]() |
Specify string prefixed to vector names in generated VHDL code
Specify a string to be prefixed to vector names in generated VHDL code. The default string is vector_of_.
![]() | UseVerilogTimescale | VerilogFileExtension | ![]() |
| © 1984-2008- The MathWorks, Inc. - Site Help - Patents - Trademarks - Privacy Policy - Preventing Piracy - RSS |