| SimElectronics™ | ![]() |
SPICE-Compatible Semiconductors
The PJFET block represents a SPICE-compatible P-channel JFET.
The PJFET block model includes the following components:
The block provides the following relationship between the source-gate current Isg and the source-gate voltage Vsg after adjusting the applicable model parameters for temperature.
| Applicable Range of Vsg Values | Corresponding Isg Equation |
|---|---|
|
|
|
|
Where:
IS is the Saturation current, IS parameter value.
![]()
ND is the Emission coefficient, ND parameter value.
q is the elementary charge on an electron.
k is the Boltzmann constant.
T is the diode temperature:
If you select Device temperature for the Model temperature dependence using parameter, T is the sum of the Circuit temperature value plus the Offset local circuit temperature, TOFFSET parameter value. The Circuit temperature value comes from the SPICE Environment Parameters block, if one exists in the circuit. Otherwise, it comes from the default value for this block.
If you select Fixed temperature for the Model temperature dependence using parameter, T is the Fixed circuit temperature, TFIXED parameter value.
GMIN is the diode minimum conductance. By default, GMIN matches the Minimum conductance GMIN parameter of the SPICE Environment Parameters block, whose default value is 1e-12. To change GMIN, add a SPICE Environment Parameters block to your model and set the Minimum conductance GMIN parameter to the desired value.
The block provides the following relationship between the drain-gate current Idg and the drain-gate voltage Vdg after adjusting the applicable model parameters for temperature.
| Applicable Range of Vdg Values | Corresponding Idg Equation |
|---|---|
|
![]() |
|
|
The block provides the following relationship between the source-drain current Isd and the source-drain voltage Vsd in normal mode (Vsd ≥ 0) after adjusting the applicable model parameters for temperature.
| Applicable Range of Vsg and Vdg Values | Corresponding Isd Equation |
|---|---|
|
|
|
|
|
|
|
|
|
Where:
Vto is the Threshold voltage, VTO parameter value.
β is the Transconductance, BETA parameter value.
λ is the Channel modulation, LAMBDA parameter value.
The block provides the following relationship between the source-drain current Isd and the source-drain voltage Vsd in inverse mode (Vsd < 0) after adjusting the applicable model parameters for temperature.
| Applicable Range of Vsg and Vdg Values | Corresponding Isd Equation |
|---|---|
|
|
|
|
|
|
|
|
|
The block provides the following relationship between the source-gate charge Qsg and the source-gate voltage Vsg after adjusting the applicable model parameters for temperature.
| Applicable Range of Vsg Values | Corresponding Qsg Equation |
|---|---|
|
|
![]() |
|
|
|
Where:
FC is the Capacitance coefficient FC parameter value.
VJ is the Junction potential VJ parameter value.
CGS is the Zero-bias GS capacitance, CGS parameter value.
MG is the Grading coefficient, MG parameter value.

![]()
![]()
The block provides the following relationship between the drain-gate charge Qdg and the drain-gate voltage Vdg after adjusting the applicable model parameters for temperature.
| Applicable Range of Vdg Values | Corresponding Qdg Equation |
|---|---|
|
|
![]() |
|
|
![]() |
Where:
CGD is the Zero-bias GD capacitance, CGD parameter value.
Several transistor parameters depend on temperature. There are two ways to specify the transistor temperature:
When you select Device temperature for the Model temperature dependence using parameter, the transistor temperature is
![]()
where:
TC is the Circuit temperature parameter value from the SPICE Environment Parameters block. If this block doesn't exist in the circuit, TC is the default value of this parameter.
TO is the Offset local circuit temperature, TOFFSET parameter value.
When you select Fixed temperature for the Model temperature dependence using parameter, the transistor temperature is the Fixed circuit temperature, TFIXED parameter value.
The block provides the following relationship between the saturation current IS and the transistor temperature T:
![]()
where:
IS is the Saturation current, IS parameter value.
Tmeas is the Parameter extraction temperature, TMEAS parameter value.
XTI is the Saturation current temperature exponent, XTI parameter value.
EG is the Energy gap, EG parameter value.
![]()
ND is the Emission coefficient, ND parameter value.
The block provides the following relationship between the junction potential VJ and the transistor temperature T:

where:
VJ is the Junction potential VJ parameter value.
![]()
![]()
The block provides the following relationship between the gate-source junction capacitance CGS and the transistor temperature T:
![]()
where:
CGS is the Zero-bias GS capacitance, CGS parameter value.
The block uses the CGS(T) equation to calculate the gate-drain junction capacitance by substituting CGD (the Zero-bias GD capacitance, CGD parameter value) for CGS.
The block provides the following relationship between the forward and reverse beta and the transistor temperature T:

where β is the Transconductance, BETA parameter value.
The model is based on the following assumptions:
The PJFET block does not support noise analysis.
The PJFET block applies initial conditions across junction capacitors and not across the block ports.

The transistor area. This value multiplies the Transconductance, BETA, Zero-bias GS capacitance, CGS, Zero-bias GD capacitance, CGD, and Saturation current, IS parameter values. It divides the Source resistance, RS and Drain resistance, RD parameter values. The default value is 1 m2. The value must be greater than 0.
The number of parallel transistors the block represents. This value multiplies the output current and device charges. The default value is 1. The value must be greater than 0.
The gate-source voltage above which the transistor produces a nonzero drain current. The default value is -2 V.
The derivative of drain current with respect to gate voltage. The default value is 1e-04 A/m2/V2. The value must be greater than or equal to 0.
The channel-length modulation. The default value is 0 1/V.
The magnitude of the current that the ideal diode equation approaches asymptotically for very large reverse bias levels. The default value is 1e-14 A/m2. The value must be greater than or equal to 0.
The transistor emission coefficient or ideality factor. The default value is 1. The value must be greater than 0.
The transistor source resistance. The default value is 0 m2*Ω. The value must be greater than or equal to 0.
The transistor drain resistance. The default value is 0 m2*Ω. The value must be greater than or equal to 0.

Select one of the following options for modeling the junction capacitance:
No — Do not include junction capacitance in the model. This is the default option.
Yes — Specify zero-bias junction capacitance, junction potential, grading coefficient, forward-bias depletion capacitance coefficient, and transit time.
The value of the capacitance placed between the gate and the source. This parameter is only visible when you select Yes for the Model junction capacitance parameter. The default value is 0 F/m2. The value must be greater than or equal to 0.
The value of the capacitance placed between the gate and the drain. This parameter is only visible when you select Yes for the Model junction capacitance parameter. The default value is 0 F/m2. The value must be greater than or equal to 0.
The junction potential. This parameter is only visible when you select Yes for the Model junction capacitance parameter. The default value is 1 V. The value must be greater than 0.01 V.
The transistor grading coefficient. The default value is 0.5. The value must be greater than 0 and less than 0.9.
The fitting coefficient that quantifies the decrease of the depletion capacitance with applied voltage. This parameter is only visible when you select Yes for the Model junction capacitance parameter. The default value is 0.5. The value must be greater than or equal to 0 and less than or equal to 0.95.
Select one of the following options for specifying an initial condition:
Drain-source voltage at the start of the simulation. This parameter is only visible when you select Yes for the Model junction capacitance and Yes for the Specify initial condition parameter. The default value is 0 V.
Gate-source voltage at the start of the simulation. This parameter is only visible when you select Yes for the Model junction capacitance and Yes for the Specify initial condition parameter. The default value is 0 V.

Select one of the following options for modeling the diode temperature dependence:
Device temperature — Use the device temperature, which is the Circuit temperature value plus the Offset local circuit temperature, TOFFSET value. The Circuit temperature value comes from the SPICE Environment Parameters block, if one exists in the circuit. Otherwise, it comes from the default value for this block.
Fixed temperature — Use a temperature that is independent of the circuit temperature to model temperature dependence.
The order of the exponential increase in the saturation current as temperature increases. The default value is 0. The value must be greater than or equal to 0.
The energy gap that affects the increase in the saturation current as temperature increases. The default value is 1.11 eV. The value must be greater than 0.1 eVi.
The amount by which the transistor temperature differs from the circuit temperature. This parameter is only visible when you select Device temperature for the Model temperature dependence using parameter. The default value is 0 K.
The temperature at which to simulate the transistor. This parameter is only visible when you select Fixed temperature for the Model temperature dependence using parameter. The default value is 300.15 K. The value must be greater than 0.
The temperature at which the transistor parameters were measured. The default value is 300.15 K. The value must be greater than 0.
The block has the following ports:
Electrical conserving port associated with the transistor gate terminal.
Electrical conserving port associated with the transistor drain terminal.
Electrical conserving port associated with the transistor source terminal.
[1] G. Massobrio and P. Antognetti. Semiconductor Device Modeling with SPICE. 2nd Edition, McGraw-Hill, 1993. Chapter 3.
![]() | Photodiode | PNP | ![]() |
| © 1984-2008- The MathWorks, Inc. - Site Help - Patents - Trademarks - Privacy Policy - Preventing Piracy - RSS |