| Products & Services | Solutions | Academia | Support | User Community | Company |
| Download Product Updates | | | Get Pricing | | | Trial Software |
| Documentation → Simulink Design Verifier |
| Contents | Index |
| Learn more about Simulink Design Verifier |
In larger, more complicated models, the Simulink Design Verifier software uses mathematical techniques to simplify the analysis:
It identifies portions of the model that do not affect the desired objectives.
It discovers relationships within the model that reduce the complexity of the search.
It reuses intermediate results from one objective to another.
In this way, the problem is reduced to a search though the logical values that describe your model.
For detailed information about analyzing large models, see Analyzing Large Models and Improving Performance.
![]() | Analyzing a Simple Model | Handling Incompatibilities with Automatic Stubbing | ![]() |

Learn more about Simulink through this collection of videos, articles, technical literature and the Getting Started with Simulink Guide.
| © 1984-2009- The MathWorks, Inc. - Site Help - Patents - Trademarks - Privacy Policy - Preventing Piracy - RSS |