| Products & Services | Solutions | Academia | Support | User Community | Company |
| Download Product Updates | | | Get Pricing | | | Trial Software |
| Documentation → Simulink HDL Coder |
| Contents | Index |
This table summarizes what's new in V1.1 (R2007a):
| New Features and Changes | Version Compatibility Considerations | Fixed Bugs and Known Problems | Related Documentation at Web Site |
|---|---|---|---|
| Yes Details below | No | Bug
Reports | No |
New features and changes introduced in this version are
The Sign block (Simulink/Math Operations/Sign) is now supported for HDL code generation.
The coder now supports HDL code generation for the Link for Cadence® Incisive® HDL Cosimulation Block. You can use the HDL Cosimulation block with the coder to generate an interface to your manually written or legacy HDL code. When an HDL Cosimulation block is included in a model, the coder generates a VHDL or Verilog interface, depending on the selected target language. See Code Generation for HDL Cosimulation Blocks for details.
The new EDA Tool Scripts pane of the GUI (shown in the following figure) lets you set all options that control generation of script files for third-party electronic design automation (EDA) tools. In previous releases, script generation options were available only through makehdl and makehdltb properties.

The list on the left of the EDA Tool Scripts pane lets you select from the following categories of options:
Compilation script: Options related to customizing scripts for compilation of generated VHDL or Verilog code.
Simulation script: Options related to customizing scripts for HDL simulators.
Synthesis script: Options related to customizing scripts for synthesis tools.
See Generating Scripts for HDL Simulators and Synthesis Tools for detailed information on the EDA Tool Scripts options and on script generation in general.
The coder now supports synthesizable HDL code generation from the Embedded MATLAB Function block. See Generating HDL Code with the Embedded MATLAB Function Block for detailed information.
This section describes some limitations on the use of Stateflow charts in HDL code generation have been removed in the current release. These are:
In the previous release, reading from output ports was disallowed. This restriction has been relaxed. You can now read from output ports if outputs are registered. (Outputs are registered if the Initialize Outputs Every Time Chart Wakes Up option is deselected.)
In the previous release, fixed-point data type support for Stateflow HDL code generation was limited to fixed point without scaling. This limitation has been removed. You can now use fixed-point data types without restriction in Stateflow charts intended for HDL code generation.
![]() | Version 1.2 (R2007b) Simulink HDL Coder Software | Compatibility Summary for Simulink HDL Coder Software | ![]() |

Learn more about Simulink through this collection of videos, articles, technical literature and the Getting Started with Simulink Guide.
| © 1984-2009- The MathWorks, Inc. - Site Help - Patents - Trademarks - Privacy Policy - Preventing Piracy - RSS |