| Products & Services | Industries | Academia | Support | User Community | Company |
| Download Product Updates | | | Get Pricing | | | Trial Software |
| Documentation → Simulink Verification and Validation |
| Contents | Index |
| Learn more about Simulink Verification and Validation |
You use Model Verification blocks throughout your model to monitor its signals. You can set a verification block to assert when its signal leaves the specified limit or range. During simulation, when the signal crosses the limit, the verification block can
Stop simulation and bring immediate focus to that part of the model
Report the limit encounter with a logical signal output of its own, which can be true if the limit is not encountered and false if the limit is encountered
To see a complete list of all Model Verification blocks and references for each, see the Model Verification category in the Simulink Block Reference documentation.
In the following example, a Check Static Lower Bound verification block is used to stop simulation when a signal from a Sine Wave block crosses its lower bound limit:
Attach a Check Static Lower Bound verification block to the signal from a Sine Wave block, as shown in the following schematic.

Set the model to run for 2 seconds while the Sine Wave block outputs a signal with an amplitude of 1 and a frequency of pi radians per second.
Open the Check Static Lower Bound block and set the parameters as follows:

A verification block is enabled for an assertion when the Enable assertion check box is selected (this is the default setting). According to the preceding property settings, the Check Static Lower Bound block is set to detect a signal value of -0.8 or lower. If this signal is detected, simulation is stopped.
Run the simulation.
The model stops simulating after 1.295 seconds, when the output is -0.8, as shown. This brings focus to the asserting verification block, which is highlighted.

The stop in simulation is also accompanied by the following status diagnostic message.

You can disable the block from asserting its limit by clearing the Enable assertion check box, which has the following effect on the block's appearance in the model.

![]() | Managing Model Verification Blocks | Using the Verification Manager | ![]() |

Learn more about Simulink through this collection of videos, articles, technical literature and the Getting Started with Simulink Guide.
| © 1984-2009- The MathWorks, Inc. - Site Help - Patents - Trademarks - Privacy Policy - Preventing Piracy - RSS |