| Target Support Package™ TC2 | ![]() |
c281xdspchiplib in Target Support Package TC2 software
The C281x SPI Transmit supports synchronous, serial peripheral input/output port communications between the DSP controller and external peripherals or other controllers. The block can run in either slave or master mode. In master mode, the SPISIMO pin transmits data and the SPISOMI pin receives data. When master mode is selected, the SPI initiates the data transfer by sending a serial clock signal (SPICLK), which is used for the entire serial communications link. Data transfers are synchronized to this SPICLK, which enables both master and slave to send and receive data simultaneously. The maximum for the clock is one quarter of the DSP controller's clock frequency.
The sampling rate is inherited from the input port. The supported data type is uint16.
Note For any given model, you can have only one C281x SPI Transmit block per module. There are two modules, A and B, which can be configured through the F2812 eZdsp Target Preferences block. Many SPI-specific settings are in the DSPBoard section of the F2812 eZdsp Target Preferences block. You should verify that these settings are correct for your application. |

When this field is checked, the C281x SPI Transmit block adds another output port for the transaction status, and appears as shown in the following figure.
![]()
Error status may be one of the following values:
0: No errors
1: A time-out occurred while the block was transmitting data
2: There is an error in the transmitted data (for example, header or terminator don't match, length of data expected is too big or too small)
If this option is selected, system waits until data is sent before continuing processing.
Select this check box to post an asynchronous interrupt when data is transmitted.
![]() | C281x SPI Receive | C281x Timer | ![]() |
| © 1984-2008- The MathWorks, Inc. - Site Help - Patents - Trademarks - Privacy Policy - Preventing Piracy - RSS |