
MATLAB EXPO 2017

Simulation, prototyping and verification of standards-based wireless communications

Colin McGuire, Neil MacEwen




Real Time LTE Cell Scanner with MATLAB and Simulink






Real time LTE Frequency Scanner





From Design to Prototype


- A common design environment across multiple teams
 - Systems Engineers, RF Engineers, Algorithm Developers, HDL Engineers
- Target off-the-shelf hardware for prototype development







From Design to Prototype






Modeling Wireless Standards with MATLAB & SIMULINK



Wireless Modeling Challenges

Baseband DSP development

- Is my implementation correct?
- How can I evaluate link performance with my algorithm?
- 5G challenges, e.g. out of band emission..




Explore beamforming trade-offs

- Baseband, analogue or hybrid beamforming?
- Simulate capabilities and limitations
- Trade-off ADCs vs RF components


Antenna array design and evaluation

- Element coupling
- Edge effects
- Imperfections



Investigate the impact of RF impairments

- Frequency dependency
- Non-linearities
- Mismatches and coupling





Modeling Wireless Standards with MATLAB & SIMULINK


















From Design to Prototype



System simulation




Working with real signals






Demo: Modeling 802.11ad Beamforming



MATLAB EXPO 2017




Demo: Modeling 802.11ad Beamforming






Extending standards... LTE to 5G






Demo – Extending LTE for 5G link level simulation






From Design to Prototype




Working with real signals






Working with Real Signals... Beyond Simulation





Supported Hardware for Radio Connectivity



Signal Generator and Analyser

Keysight, R&S, NI, Tektronix, ... High quality RF front end Wide frequency range, high bandwidth







SDR



USRP, PLUTO, Zynq, ...
Customizable RF front end
Sizable FPGA for targeting designs

Ultra low-cost SDR



RTL-SDR, ... Low bandwidth Receive only



SDR Hardware Support Package



Prototype with Real Signals


SDR platforms can be used as low-cost RF interface


Transmit repeat capability allows USRP E310 or Zynq

to be used as an RF signal generator



Capture a burst of IQ and process in MATLAB






Open Script




Demo: SDR as a low-cost RF interface






Demo: Generating WLAN Beacons






Demo: LTE Scanner





Demo: LTE Cell Scanner






Simulink for Wireless System Design



From Design to Prototype






From Design To Hardware


MATLAB

- ✓ Large data sets
- ✓ Explore mathematics
- ✓ Data visualization




Targeting FPGA and ASIC

- ☐ Streaming design
- ☐ Implementation detail
- □ Architectural specification
- □ Verification





Generate C and HDL Code and Implement On Hardware





Verification: MATLAB reference model to FPGA implementation


```
% generate bits for transmission
txBits = randi([0 1], 6144, 1);
% encode and modulate bits
codedData = lteTurboEncode(txBits);
txSymbols = lteSymbolModulate(codedData,'QPSK');
noise = 0.5*complex(randn(size(txSymbols)), randn(size(txSymbols)));
rxSymbols = txSymbols + noise;
% plot transmitted and received symbols
scatter(real(rxSymbols),imag(rxSymbols),'co'); hold on;
scatter(real(txSymbols),imag(txSymbols),'rx')
legend('Rx constellation','Tx constellation')
% demodulate data
softBits = lteSymbolDemodulate(rxSymbols,'QPSK','Soft');
% decode
rxBits = lteTurboDecode(softBits);
numberErrors = sum(rxBits ~= int8(txBits))
                                                                          numberErrors = 0
```







Demo - Verify Turbo Decoder with LTE System Toolbox






Demo: LTE Turbo Decoder




Verification via SDR Prototyping






From Design to Prototype






Verification via SDR Prototyping



MATLAB EXPO 2017




Real time LTE Frequency Scanner






Targeting an algorithm to the FPGA and ARM



MATLAB EXPO 2017




HW/SW Co-Design Implementation of MIB Detector





SoC Workflow: HW/SW Co-design






MATLAB EXPO 2017




Generate C and HDL code and implement on hardware






LTE Cell Scanner Example: Algorithm



- Model algorithm
- Generate FPGA bitstream
- SW interface model
- Run on hardware




LTE Cell Scanner Example: Generation




- Model algorithm
- Generate FPGA bitstream
- SW interface model
- Run on hardware








Video: Compile Model











Video: Setup reference design











Video: Generate HDL code











Video: Generate Vivado project and software models











Video: Generate bitstream











LTE Cell Scanner Example: Software









Video: Run on hardware





Thank you!