Click the link to open the example page:
Use FPGA Data Capture with existing HDL code to read FPGA internal signals. We start with an existing FPGA design that implements on-chip Analog to Digital Converter (ADC) to sample audio
Use MATLAB as AXI Master to access external DDR memories connected to an FPGA. The example FPGA design instantiates an Altera DDR memory controller for accessing the DDR memories. This
Choose your country to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .
You can also select a location from the following list:
See all countries