Click the link to open the example page:
Use FPGA Data Capture with existing HDL code to read FPGA internal signals. We start with an existing FPGA design that implements Xilinx XADC IP to read the on-chip temperature sensor data.
Use MATLAB as AXI Master to access the external DDR memories connected to the FPGA. In the FPGA, there is a Xilinx DDR memory controller instantiated for accessing the DDR memories. This
Choose your country to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .
You can also select a location from the following list:
See all countries