This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English verison of the page.

Note: This page has been translated by MathWorks. Please click here
To view all translated materals including this page, select Japan from the country navigator on the bottom of this page.

HDL Code Generation

Generate HDL code from MATLAB® and Simulink®

To implement a DSP design on FPGAs or ASICs, you can use either HDL Coder™ or Filter Design HDL Coder™. Both products generate synthesizable and portable VHDL® and Verilog® code, and also generate VHDL and Verilog test benches for quickly simulating, testing, and verifying the generated code.

  • HDL Coder — Generate code from Simulink or MATLAB designs. This support includes filters, math and signal operations, and other algorithms optimized for resource use and performance, such as the FFT HDL Optimized, IFFT HDL Optimized, and NCO HDL Optimized blocks. For a basic example of how to generate HDL code using HDL Coder, see Generate HDL Code for Programmable FIR Filter.

  • Filter Design HDL Coder — Generate code from MATLAB filter designs. You can access code and test bench generation features using the Generate HDL user interface, or by using command-line options. These features are also integrated with the Filter Designer app. For an example of how to generate HDL code using Filter Design HDL Coder, see HDL Butterworth Filter (Filter Design HDL Coder).

To debug your designs in Simulink or MATLAB, use the Logic Analyzer waveform viewer.

Simulink Visualization Tool

Logic AnalyzerVisualize, measure, and analyze transitions and states over time


HDL Code Generation Support for DSP System Toolbox

Choose blocks and System objects that support HDL code generation with HDL Coder.

Find Blocks and System Objects Supporting HDL Code Generation

Use the Simulink library browser to discover blocks supported for HDL code generation.

Generate HDL from Filter System Objects (Filter Design HDL Coder)

Generate HDL code from supported filter System objects.

HDL Filter Architectures

Select HDL code generation parameters to control speed vs. area tradeoffs in filter architectures.

Subsystem Optimizations for Filters

Select resource sharing and pipeline optimization options.

High Throughput HDL Algorithms

Choose a block that supports frame-based input for HDL code generation.

Visualizing Multiple Signals Using Logic Analyzer

Visualize multiple signals of a programmable FIR filter by using a logic analyzer.

Featured Examples

Was this topic helpful?