Define length of time (in clock cycles) during which reset is asserted
N must be
an integer greater than or equal to
the number of clock cycles during which reset is asserted. The following
figure illustrates the default case, in which the reset signal (active-high)
is asserted for 2 clock cycles.