Documentation

This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English verison of the page.

Note: This page has been translated by MathWorks. Please click here
To view all translated materals including this page, select Japan from the country navigator on the bottom of this page.

programFPGA

System object: hdlverifier.FILSimulation
Package: hdlverifier

Load programming file onto FPGA

Syntax

programFPGA(filobj)

Description

programFPGA(filobj) loads the FPGA through the JTAG cable using the FILSimulation property information from ProgrammingFile, ScanChainPosition and BoardName.

Input Arguments

filobj

Instance of FILSimulation

Was this topic helpful?