This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English verison of the page.

Note: This page has been translated by MathWorks. Please click here
To view all translated materals including this page, select Japan from the country navigator on the bottom of this page.


Logic gates for integrated circuits, such as CMOS AND, CMOS OR, CMOS NOT

Simscape Blocks

CMOS AND Model CMOS AND gate behaviorally
CMOS Buffer Model CMOS Buffer gate behaviorally
CMOS NAND Model CMOS NAND gate behaviorally
CMOS NOR Model CMOS NOR gate behaviorally
CMOS NOT Model CMOS NOT gate behaviorally
CMOS OR Model CMOS OR gate behaviorally
CMOS XOR Model CMOS XOR gate behaviorally
S-R Latch Model an S-R Latch behaviorally
Schmitt Trigger Behavioral model of Schmitt trigger


Parameterizing Blocks from Datasheets

Overview of techniques used to specify block parameters to match the data found on manufacturer datasheets.

Selecting the Output Model for Logic Blocks

Describes the two output models available for logic blocks.

Was this topic helpful?