This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.


Model integrated circuit multiplier


Integrated Circuits


The Multiplier block models an integrated circuit multiplier. The block implements the following equation, which defines the voltage applied to the output port:


where X1, X2, Y1, Y2, Z1, Z2 are the voltages presented at the input ports, A is the gain, and K is the scale factor.

In a typical multiplication circuit, the output is fed back into input Z1, which results in the following gain (assuming that A is large):


The value of the scale factor K is usually altered by an external resistor bias network. The Multiplier block implements K as an internal gain, and the external bias network is not necessary for system simulation. A typical value for K is 10, with a typical adjustment down to 3.

You can use the Multiplier block to implement a number of other functions, as well as multiplication. Examples include division, squares, and square roots. For example circuits, consult manufacturer datasheets.

The following figure shows the internal model structure of the Multiplier block. It includes the Band-Limited Op-Amp block to model finite bandwidth and slew-rate limiting.

The next figure shows one of the differential subsystem blocks. All three differential subsystem blocks are identical in structure.

Basic Assumptions and Limitations

The Multiplier block has the following limitations:

  • Only differential limiting of the inputs is implemented. You must ensure that the absolute values of the inputs you use keep the actual device operating in its linear region.

  • Output current is such that the integrated circuit is operating in the linear I-V region, which can be approximated by a voltage source plus a series output resistance.

  • Input offset voltage is not modeled, and the input voltage-current relationship is treated as linear within the differential signal voltage range.


Main Tab

Scaling factor, K

The scaling factor K in the equation that defines output voltage. Datasheets sometimes refer to it as the scale factor, or SF. The default value is 10 V.

Gain, A

The gain of the internal operational amplifier, corresponding to the gain A in the equation that defines output voltage. The default value is 3e3.

Inputs Tab

Differential resistance, Rin

Each of the differential inputs is approximated as a linear resistor with value Rin. Set this value to the datasheet value for differential resistance. The default value is 1e7 Ω.

Differential signal voltage range

This value, Vdiff_max, is used to limit the magnitude of each of the three differential input voltages. Set this value to the datasheet value for differential signal voltage range. The default value is 10 V.

Outputs Tab

Output resistance, Rout

The multiplier output stage is modeled as a voltage source plus series resistor inside the Band-Limited Op-Amp block. This parameter specifies the value of this series resistor. The default value is 0.1 Ω.

Minimum output, Vmin

The lower limit of the output voltage. The default value is -11 V.

Maximum output, Vmax

The upper limit of the output voltage. The default value is 11 V.

Maximum slew rate, Vdot

The maximum positive or negative rate of change of output voltage magnitude. The default value is 20 V/μs.

Bandwidth, f

The bandwidth of the Band-Limited Op-Amp block. The default value is 1 MHz.

Initial output voltage, V0

The value of the initial Multiplier block output if the Start simulation from steady-state option is not selected in the Solver block. The default value is 0 V.


The block has six electrical conserving ports that serve as signal input ports and one electrical conserving port that outputs the multiplied signal.

Was this topic helpful?