Documentation

Thyristor 6-Pulse Generator

Generate thyristor 6-pulse waveform in single-pulsing mode

  • Library:
  • Simscape / Power Systems / Simscape Components / Control / Pulse Width Modulation

Description

The Thyristor 6-Pulse Generator block implements a thyristor 6-pulse waveform generator in single-pulsing mode.

You can use this block to perform phase-controlled AC-to-DC conversion by:

  • Measuring the synchronization angle of the AC signal with a phase-locked loop

  • Controlling a thyristor converter network with the pulses generated by this block

Working Principles

Using the synchronization angle, the block internally generates six ramps, one for each of the pulse elements in its output vector.

The block generates a pulse at one of the outputs when the associated ramp meets or crosses the specified firing angle in the upward direction. This figure shows such a pulse generation mechanism for one of the outputs.

Set the pulse ordering strategy to modify the distinct phase-shift of each ramp, and as a result, the order of generated pulses:

  • Set the Pulse ordering property to Sequential device order to generate pulses in sequential order. Use this strategy to generate pulses for the Converter block or other thyristor networks that use sequential ordering.

  • Set the Pulse ordering property to Natural order of commutation to generate pulses in the natural order. Use this strategy to generate pulses for thyristor networks that use natural ordering.

Ports

Input

expand all

Synchronization angle in the range [0, 2*pi], in radians.

Data Types: single | double

Thyristor firing angle in radians.

Data Types: single | double

Output

expand all

Thyristor pulse vector.

Data Types: single | double

Parameters

expand all

Specify the rule for pulse ordering based on the configuration of the thyristor network you are controlling. Use the Sequential device order strategy to generate pulses for the Converter block.

Specify the width of each pulse in the range [0, pi].

Specify sample time for the block (-1 for inherited). If this block is used inside a triggered subsystem, set the sample time should to -1. If this block is used in a continuous variable-step model, specify the sample time explicitly.

References

[1] Pelly, B. R. Thyristor Phase-Controlled Converters and Cycloconverters: Operation, Control, and Performance. Hoboken, NJ: John Wiley & Sons, 1971.

Introduced in R2017b

Was this topic helpful?