Documentation

This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English verison of the page.

Note: This page has been translated by MathWorks. Please click here
To view all translated materals including this page, select Japan from the country navigator on the bottom of this page.

HDL Coder

HDL-optimized blocks

The HDL Coder library includes blocks from other block libraries with defaults set for HDL code generation. The HDL Operations library provides HDL-optimized blocks that model common hardware components. Use HDL Operations blocks and other blocks from the HDL Coder library to design and simulate systems intended for HDL code generation. If you have an HDL Coder™ license, you can generate HDL code from these systems. If you do not have an HDL Coder license, you can design and simulate with these blocks, but cannot generate HDL code.

  • HDL Subsystems
    HDL blocks that specify synchronous reset and enable behavior
  • HDL Operations
    HDL blocks that support hardware components such as HDL FIFO, Bit Shift, and Dual Port RAM
  • Lookup Tables
    Lookup Table blocks that are optimized for HDL Code generation
Was this topic helpful?