Documentation

This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English verison of the page.

Note: This page has been translated by MathWorks. Please click here
To view all translated materals including this page, select Japan from the country navigator on the bottom of this page.

Bit Reduce

AND, OR, or XOR bit reduction on all input signal bits to single bit

Library

HDL Coder / HDL Operations

Description

The Bit Reduce block performs a selected bit-reduction operation (AND, OR, or XOR) on all the bits of the input signal, for a single-bit result.

Parameters

Reduction Mode

Specifies the reduction operation:

  • AND (default): Perform a bitwise AND reduction of the input signal.

  • OR: Perform a bitwise OR reduction of the input signal.

  • XOR: Perform a bitwise XOR reduction of the input signal.

Ports

The block has the following ports:

Input
  • Supported data types: Fixed-point, integer (signed or unsigned), Boolean

  • Minimum bit width: 2

  • Maximum bit width: 128

Output

Supported data type: ufix1

Introduced in R2014a

Was this topic helpful?