This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English verison of the page.

Note: This page has been translated by MathWorks. Please click here
To view all translated materals including this page, select Japan from the country navigator on the bottom of this page.

Check Static Range

Check that signal falls inside fixed range of amplitudes


Model Verification


The Check Static Range block checks that each element of the input signal falls inside the same range of amplitudes at each time step. Use the block parameter dialog box to specify the upper and lower bounds of the valid amplitude range and whether the range includes the bounds. If the verification condition is true, the block does nothing. If not, the block halts the simulation, by default, and displays an error message.

The Check Static Range block and its companion blocks in the Model Verification library are intended to facilitate creation of self-validating models. For example, you can use model verification blocks to test that signals do not exceed specified limits during simulation. When you are satisfied that a model is correct, you can turn error checking off by disabling the verification blocks. You do not have to physically remove them from the model. If you need to modify a model, you can temporarily turn the verification blocks back on to ensure that your changes do not break the model.

    Note:   For information about how Simulink® Coder™ generated code handles Model Verification blocks, see Debug (Simulink Coder).

Data Type Support

The Check Static Range block accepts input signals of any dimensions and of any numeric data type that Simulink supports.

For more information, see Data Types Supported by Simulink in the Simulink documentation.


Upper bound

Specify the upper bound of the range of valid input signal amplitudes.

Inclusive upper bound

Selecting this check box specifies that the valid signal range includes the upper bound.

Lower bound

Specify the lower bound of the range of valid input signal amplitudes.

Inclusive lower bound

Selecting this check box specifies that the valid signal range includes the lower bound.

Enable assertion

Clearing this check box disables the Check Static Range block, that is, causes the model to behave as if the block did not exist. The Model Verification block enabling setting on the All Parameters tab in the Configuration Parameters dialog box allows you to enable or disable all model verification blocks in a model, including Check Static Range blocks, regardless of the setting of this option.

Simulation callback when assertion fails

Specify a MATLAB® expression to evaluate when the assertion fails. Because the expression is evaluated in the MATLAB workspace, define all variables used in the expression in that workspace.

Stop simulation when assertion fails

Selecting this check box causes the Check Static Range block to halt the simulation when the block's output is zero and the Simulink software display an error. Otherwise, the Simulink software displays a warning and continues the simulation.

Output assertion signal

Selecting this check box causes the Check Static Range block to output a Boolean signal that is true (1) at each time step if the assertion succeeds and false (0) if the assertion fails. The data type of the output signal is Boolean if you have selected the Implement logic signals as Boolean data check box on the All Parameters tab of the Configuration Parameters dialog box. Otherwise the data type of the output signal is double.

Select icon type

Specify the type of icon used to display this block in a block diagram: either graphic or text. The graphic option displays a graphical representation of the assertion condition on the icon. The text option displays a mathematical expression that represents the assertion condition. If the icon is too small to display the expression, the text icon displays an exclamation point. To see the expression, enlarge the block.


The sldemo_fuelsys model shows how you can use the Check Static Range block to verify that the sample time is consistent throughout the model.

The Check Static Range block appears in the sldemo_fuelsys/fuel_rate_control/validate_sample_time subsystem.

For more information, see the model description.


Data Types

Double | Single | Boolean | Base Integer | Fixed-Point | Enumerated

Sample Time

Inherited from driving block

Direct Feedthrough


Multidimensional Signals


Variable-Size Signals


Zero-Crossing Detection


Code Generation


Introduced before R2006a

Was this topic helpful?