Delay signal one sample period, if external enable signal is on, with external Boolean reset
The block can reset its state based on an external reset signal R. When the enable signal E is on and the reset signal R is false, the block outputs the input signal delayed by one sample period.
When the enable signal E is on and the reset signal R is true, the block resets the current state to the initial condition, specified by the Initial condition parameter, and outputs that state delayed by one sample period.
When the enable signal is off, the block is disabled, and the state and output do not change except for resets. The enable signal is on when E is not 0, and off when E is 0.
You specify the time between samples with the Sample time parameter. A setting of -1 means that the block inherits the Sample time.
The Unit Delay Enabled Resettable block accepts signals of the following data types:
The output has the same data type as the input u. For enumerated signals, the Initial condition must be of the same enumerated type as the input u.
For more information, see Data Types Supported by Simulink in the Simulink® documentation.
Specify the initial output of the simulation.
Specify the time interval between samples. To inherit the sample time, set this parameter to -1. See Specify Sample Time in the online documentation for more information.
No, of the input port
No, of the enable port
Yes, of the reset port
Specified in the Sample time parameter
Unit Delay, Unit Delay Enabled, Unit Delay Enabled External IC, Unit Delay Enabled Resettable External IC, Unit Delay External IC, Unit Delay Resettable, Unit Delay Resettable External IC, Unit Delay With Preview Enabled, Unit Delay With Preview Enabled Resettable, Unit Delay With Preview Enabled Resettable External RV, Unit Delay With Preview Resettable, Unit Delay With Preview Resettable External RV