Delay signal one sample period, with external Boolean reset and initial condition
Additional Math & Discrete / Additional Discrete
The Unit Delay Resettable External IC block delays a signal one sample period.
The block can reset its state based on an external reset signal
The block has two input ports, one for the input signal
the other for the reset signal
R. When the reset
signal is false, the block outputs the input signal delayed by one
time step. When the reset signal is true, the block resets the current
state and its output to the Initial condition.
You specify the time between samples with the Sample
time parameter. A setting of
that the block inherits the Sample time.
The Unit Delay Resettable External IC block accepts signals of the following data types:
The data types of the inputs
be the same. The output has the same data type as
For more information, see Data Types Supported by Simulink in the Simulink® documentation.
Specify the time interval between samples. To inherit the sample
time, set this parameter to
-1. See Specify Sample Time in
the online documentation for more information.
Double | Single | Boolean | Base Integer | Fixed-Point
Specified in the Sample time parameter
No, of the input port
Yes, of the reset port
of the external
Unit Delay, Unit Delay Enabled, Unit Delay Enabled External IC, Unit Delay Enabled Resettable, Unit Delay Enabled Resettable External IC, Unit Delay External IC, Unit Delay Resettable, Unit Delay With Preview Enabled, Unit Delay With Preview Enabled Resettable, Unit Delay With Preview Enabled Resettable External RV, Unit Delay With Preview Resettable, Unit Delay With Preview Resettable External RV