TLM Testbench Pane :: Configuration Parameters for TLM Generator Target (HDL Verifier™ User's Guide)

TLM Testbench Pane

On this page…
TLM Component Testbench Pane Overview Generate testbench Generate verbose messages during testbench execution Run-time timing mode Input buffer triggering mode Output buffer triggering mode

On this page…

TLM Component Testbench Pane Overview

Generate testbench

Generate verbose messages during testbench execution

Run-time timing mode

Input buffer triggering mode

Output buffer triggering mode

TLM Component Testbench Pane Overview

Specify options for the generation and runtime behavior of a standalone SystemC/TLM component test bench.

Generate testbench

Generate a standalone SystemC test bench in order to verify the generated TLM component using the same input stimulus as used in Simulink.

Settings

Default: On

On: Generate test bench for TLM component
Off: Do not generate test bench

Dependencies

This parameter enables all other parameters on this pane.

Command-Line Information

Parameter: tlmgGenerateTestbench

Type: string

Value: 'on' | 'off'

Default: 'on'

Generate verbose messages during testbench execution

Generate verbose messages during test bench execution.

Settings

Default: Off

On: Test bench generates verbose runtime messages
Off: Test bench does not generate verbose messages

Dependencies

Generate testbench enables this parameter.

Command-Line Information

Parameter: tlmgVerboseTbMessagesOnOff

Type: string

Value: 'on' | 'off'

Default: 'off'

Run-time timing mode

Specify the timing mode to be used by the generated test bench and TLM component.

Settings

Default: With timing

With timing: The target annotates TLM component transactions with delays and the initiator will honor them. When a quantum keeper is not used (see Enable temporal decoupling for loosely-timed simulation), the initiator synchronizes immediately following the transaction execution. When a quantum keeper is used, the initiator utilizes temporal decoupling and does not synchronize to the annotated delays until the quantum is reached.
Without timing: The target does not annotate TLM component transaction with any delays. The initiator and target only perform synchronization using zero-time wait calls.

Dependencies

Generate testbench enables this parameter.

Command-Line Information

Parameter: tlmgRuntimeTimingMode

Type: string

Value: 'With timing' | 'Without timing'

Default: 'With timing'

Input buffer triggering mode

Specify when data is moved from the input register to the execution buffer. In your TLM environment, this specification is done via a runtime configuration command and can be changed dynamically throughout simulation.

Settings

Default: Automatic

Automatic: The TLM component automatically moves input data sets from the input registers to the input buffer.
Manual: The initiator must explicitly write a command to the command and status register in order to move the input data set from the register to the input buffer.

Dependencies

Generate testbench enables this parameter.

Command-Line Information

Parameter: tlmgInputBufferTriggerMode

Type: string

Value: 'Automatic' | 'Manual'

Default: 'Automatic'

Output buffer triggering mode

Specify when data is moved from the results buffer to the output register. In your TLM environment, this specification is done via a runtime configuration command and can be changed dynamically throughout simulation.

Settings

Default: Automatic

Automatic: The TLM component automatically moves output data sets from the output buffer to the output registers.
Manual: The initiator must explicitly write a command to the command and status register in order to move the output data set from the output buffer to the output registers.