Skip to Main Content Skip to Search
Product Documentation

TargetLanguage - Specify HDL language to use for generated filter code

Settings

'VHDL' (default)

Generate VHDL filter code.

'verilog'

Generate Verilog filter code.

  


Recommended Products

Includes the most popular MATLAB recorded presentations with Q&A sessions led by MATLAB experts.

 © 1984-2012- The MathWorks, Inc.    -   Site Help   -   Patents   -   Trademarks   -   Privacy Policy   -   Preventing Piracy   -   RSS