HDL code generation problem

1 view (last 30 days)
Bijoy
Bijoy on 19 Jun 2013
Can anyone give some details on the fiaccel function? i am getting this error during the HDL code generation in the step "Verify floating point". I am stuck at this point and cannot go ahead with my design. Please help and thanks in advance.

Sign in to answer this question.

Answers (1)

Kiran Kintali
Kiran Kintali on 29 Aug 2013
Can you give us more details?
what error are you seeing that led you to believe you have an issue with fiaccel? Thanks.

Categories

Find more on Xilinx FPGA and SoC Devices in Help Center and File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!