Community Profile

photo

Bo


Active since 2012

Followers: 0   Following: 0

Message

Statistics

  • Thankful Level 1
  • First Answer

View badges

Feeds

View by

Question


Sequential logic or combinational logic
Dear all, I have met a problem. It is that timing constraint is not satisfied when my design runs under a very high clock fre...

11 years ago | 2 answers | 0

2

answers

Question


Rate transition problem using upsample,repeat or rate transition block for generating HDL code
Dear all, I wanna change the rate of a signal from slow stepsize to fast stepsize. For instance, there is a sine signal. Its ...

11 years ago | 0 answers | 0

0

answers

Question


Problem of reciprocal building block in hdl code generation
Dear all, I used a periodic signal (Ts is period) as the input signal of the reciprocal of square root building block in simu...

11 years ago | 1 answer | 0

1

answer

Answered
Why does the Fixed Point Advisor show a Trigonometric function as unsupported when using CORDIC approximation?
I also faced this problem when I used fixed point advisor & fixed point tool. Finally, I manually defined all bit widthes so as ...

11 years ago | 0

Question


Problem in conversion from model to VHDL/Verilog HDL
Dear all Recently, I built up a model by basic blocks and stateflow in hdllib.Functional simulation results of floating point...

11 years ago | 1 answer | 0

1

answer