Code covered by the BSD License  

Highlights from
Analog / Mixed Signal Examples

image thumbnail
from Analog / Mixed Signal Examples by Dick Benson
Extensive collection of examples for analog and mixed signal design work.

All files for Analog / Mixed Signal Examples 
/AMS_sel.txt
/Direct_Conversion/dc_1.mdl
/Direct_Conversion/dc_2.mdl
/Direct_Conversion/dc_3.mdl
/README_NOW.TXT
/adc/Mod3_4.mdl
/adc/Mod4_1.mdl
/adc/adc_with_impairments.mdl
/adc/adc_with_impairments_2.mdl
/adc/dspsdadc2.mdl
/adc/dspsdadc3.mdl
/adc/dspsdadc4.mdl
/adc/plot_signal.m
/adc/thermocouple_adc/Thermo_Couple_1.m
/adc/thermocouple_adc/tc_4.mdl
/adc/thermocouple_adc/type_2_polynomials.mat
/ams.m
/circuit_level/DC_2_AC_1.mdl
/circuit_level/Led_photo_transZ_3.mdl
/circuit_level/LineParameters_2.mat
/circuit_level/band_pass_spar.mdl
/circuit_level/base_band_spar.mdl
/circuit_level/bessel_1.m
/circuit_level/c6_p8x.mdl
/circuit_level/cal_spectrum.mdl
/circuit_level/circuitbreaker_1.mdl
/circuit_level/circuitbreaker_2.mdl
/circuit_level/circuitbreaker_3.mdl
/circuit_level/cl_e_5x.mdl
/circuit_level/clk_tree_1.mdl
/circuit_level/clk_tree_2.mdl
/circuit_level/clk_tree_3.mdl
/circuit_level/constant_gain_variable_Q.mdl
/circuit_level/controled_sources.mdl
/circuit_level/coupled_inductor_test.mdl
/circuit_level/d4_coeff.mat
/circuit_level/dc2dc_boost_3.mdl
/circuit_level/diode_3.mdl
/circuit_level/ebbers_moll_1.mdl
/circuit_level/ebbers_moll_2.mdl
/circuit_level/ebbers_moll_3.mdl
/circuit_level/led_photo.mat
/circuit_level/led_photo_model.mat
/circuit_level/linear_reg_2.mdl
/circuit_level/lpf_coefs.mat
/circuit_level/mix_1.mdl
/circuit_level/norton_5_nl_push_pull.mdl
/circuit_level/op_amp.mdl
/circuit_level/osc_2.mdl
/circuit_level/pi_match_1.mdl
/circuit_level/plot_spar.m
/circuit_level/pwr_amp_1.mdl
/circuit_level/pwr_amp_2.mdl
/circuit_level/pwr_amp_2x.mdl
/circuit_level/pwr_amp_2y.mdl
/circuit_level/rauch_c.mdl
/circuit_level/rfna_plot.fig
/circuit_level/rfna_plot.m
/circuit_level/rlc.mdl
/circuit_level/sepic_2.mdl
/circuit_level/series_shunt_2a.mdl
/circuit_level/series_shunt_2c.m
/circuit_level/sigma2nd_d.mdl
/circuit_level/simpower_extensions_1.mdl
/circuit_level/spar_data.mat
/circuit_level/super_regen_1.mdl
/circuit_level/super_regen_2.mdl
/circuit_level/super_regen_resp.m
/circuit_level/swps_2.mdl
/circuit_level/swps_2_xfer.mdl
/circuit_level/swps_2_xfer_x.mdl
/circuit_level/swps_3.mdl
/circuit_level/trans_line_1.mdl
/circuit_level/trans_line_2.mdl
/circuit_level/trans_line_xformer_1.mdl
/circuit_level/transformer_1.mdl
/circuit_level/transformer_2.mdl
/circuit_level/transformer_3.mdl
/circuit_level/transistor_switch_1.mdl
/circuit_level/tripler_sps_4.mdl
/circuit_level/varactor_test.mdl
/circuit_level/vco_2.mdl
/circuit_level/xistor_1.mdl
/circuit_level/xistor_2.mdl
/example_sel2html.m
/lc_passive/lc_filt_2.mdl
/lc_passive/lcvalues.mat
/lc_passive/lpf_coefs.mat
/lc_passive/qsynth.asv
/lc_passive/qsynth.m
/lc_passive/rf_bb_1.mdl
/lc_passive/rf_bp_1.mdl
/license.txt
/pll/f_inv.mat
/pll/fractional_4.mdl
/pll/fractional_6.mdl
/pll/phase_noise/VCO_noise_profile_3.m
/pll/phase_noise/VCO_plot_dbc_per_hz.m
/pll/phase_noise/f_inv.mat
/pll/phase_noise/filter_check.mdl
/pll/phase_noise/filter_kernel.mat
/pll/phase_noise/noise_inv_f.m
/pll/phase_noise/plot_dbc_per_hz.m
/pll/phase_noise/vco_phase_noise.mdl
/pll/phase_noise/vco_phase_noise_3.mdl
/pll/pll_d0_fncd.err
/pll/pll_d0_fncd.mat
/pll/pll_d0_fncd.mdl
/pll/pll_d0_fncd_optim.mat
/pll/pll_d1.mdl
/pll/pll_wbsd_2.mdl
/pll/pll_wbsd_2_acc.mexw64
/pll/simple_pll_3.mdl
/pll/slprj/accel/pll_wbsd_2/HostLib_FFT.obj
/pll/slprj/accel/pll_wbsd_2/HostLib_rtw.obj
/pll/slprj/accel/pll_wbsd_2/__cf_pll_wbsd_2.h
/pll/slprj/accel/pll_wbsd_2/buildInfo.mat
/pll/slprj/accel/pll_wbsd_2/defines.txt
/pll/slprj/accel/pll_wbsd_2/modelsources.txt
/pll/slprj/accel/pll_wbsd_2/pll_wbsd_2.bat
/pll/slprj/accel/pll_wbsd_2/pll_wbsd_2.lnk
/pll/slprj/accel/pll_wbsd_2/pll_wbsd_2.mk
/pll/slprj/accel/pll_wbsd_2/pll_wbsd_2_acc.c
/pll/slprj/accel/pll_wbsd_2/pll_wbsd_2_acc.h
/pll/slprj/accel/pll_wbsd_2/pll_wbsd_2_acc.obj
/pll/slprj/accel/pll_wbsd_2/pll_wbsd_2_acc_data.c
/pll/slprj/accel/pll_wbsd_2/pll_wbsd_2_acc_data.obj
/pll/slprj/accel/pll_wbsd_2/pll_wbsd_2_acc_private.h
/pll/slprj/accel/pll_wbsd_2/pll_wbsd_2_acc_types.h
/pll/slprj/accel/pll_wbsd_2/pll_wbsd_2_ref.rsp
/pll/slprj/accel/pll_wbsd_2/rtGetInf.c
/pll/slprj/accel/pll_wbsd_2/rtGetInf.h
/pll/slprj/accel/pll_wbsd_2/rtGetInf.obj
/pll/slprj/accel/pll_wbsd_2/rtGetNaN.c
/pll/slprj/accel/pll_wbsd_2/rtGetNaN.h
/pll/slprj/accel/pll_wbsd_2/rtGetNaN.obj
/pll/slprj/accel/pll_wbsd_2/rt_defines.h
/pll/slprj/accel/pll_wbsd_2/rt_nonfinite.c
/pll/slprj/accel/pll_wbsd_2/rt_nonfinite.h
/pll/slprj/accel/pll_wbsd_2/rt_nonfinite.obj
/pll/slprj/accel/pll_wbsd_2/rt_zcfcn.c
/pll/slprj/accel/pll_wbsd_2/rt_zcfcn.h
/pll/slprj/accel/pll_wbsd_2/rt_zcfcn.obj
/pll/slprj/accel/pll_wbsd_2/rtw_proj.tmw
/pll/slprj/accel/pll_wbsd_2/rtwtypes.h
/pll/slprj/accel/pll_wbsd_2/rtwtypeschksum.mat
/pll/slprj/sim/_sharedutils/tflSUInfo.mat
/pll/slprj/sim/pll_wbsd_2/tmwinternal/binfo.mat
/pll/slprj/sim/pll_wbsd_2/tmwinternal/minfo.mat
/pll/slprj/sl_proj.tmw
/rf_amps/feed_fwd_2.mdl
/rf_amps/non_linear_PA.mdl
/rf_ckts/BPF_88_108.m
/rf_ckts/analyze_BPF.m
/rf_ckts/curveintersect.m
/rf_ckts/smith_1.m
/rf_ckts/smith_2.m
/rf_ckts/smith_4.m
/rf_ckts/standard_values.m
/rf_ckts/xtal_filter_design/xtal.m
/rf_ckts/xtal_filter_design/xtal_filter_1.m
/rf_ckts/xtal_filter_design/xtal_meas_6p188.m
/rfblockset/bpf_2_compare.mdl
/rfblockset/cascaded_filter_rab.mdl
/rfblockset/cascaded_system_rab.mdl
/rfblockset/ladder_filter_rab.mdl
/rfblockset/math_filter_rab.mdl
/rfblockset/rab_bpf_2.s2p
/rfblockset/rab_filter.m
/rfblockset/sparam_amp_rab.mdl
/rfblockset/sparam_filter_rab.mdl
/rfblockset/txline_filter_rab.mdl
/sampling/sampling_101.mdl
/screen_shot.gif
/sync/MDLL_rab_1.mdl
/sync/clock_recovery_3.mdl
/sync/clock_recovery_4.mdl
/sync/diff_backplane_model.mat

Contact us