Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL: All Files - File Exchange

No BSD License

Highlights from
Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL

sigma_delta_control for tree implementation use hdldefaults.ProductTreeHDLEmission
y=bin2sbin(x)
filter_design.m
generate_fir_lut.m
elaborated_design
fixed_point
high_level
multi_stage
View all files

from Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL by Ali Behboodian
Model-Based Design of a Sigma-Delta ADC, from behavioral model to VHDL code.

All files for Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL

/Sigma_Delta/Readme.doc
/Sigma_Delta/bin2sbin.m
/Sigma_Delta/elaborated_design.mdl
/Sigma_Delta/elaborated_design_sfun.mexw32
/Sigma_Delta/filter_design.m
/Sigma_Delta/fixed_point.mdl
/Sigma_Delta/fixed_point_sfun.mexw32
/Sigma_Delta/generate_fir_lut.m
/Sigma_Delta/high_level.mdl
/Sigma_Delta/high_level_sfun.mexw32
/Sigma_Delta/multi_stage.mat
/Sigma_Delta/multi_stage.mdl
/Sigma_Delta/multi_stage_fixed.mat
/Sigma_Delta/multi_stage_sfun.mexw32
/Sigma_Delta/one_stage.mat
/Sigma_Delta/sigma_delta_control.m

Highlights from Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL

Highlights from
Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL