Code covered by the BSD License  

Highlights from
Matlab Link to Quartus II

Be the first to rate this file! 0 Downloads (last 30 days) File Size: 4.99 KB File ID: #25679

Matlab Link to Quartus II

by Sreeram Mohan

 

29 Oct 2009

Uses Tcl script utility of the quartus II EDA tool to automate the design flow from a matlab GUI

| Watch this File

File Information
Description

Uses Tcl script utility of the quartus II EDA tool to automate the design flow from a matlab GUI .

Future versions will add functionality to be able to include various other utilities such as report generation for analysis and synthesis, power, timing analysis as well as automation of SOPC builder from matlab .

MATLAB release MATLAB 7.8 (R2009a)
Tags for This File  
Everyone's Tags
Tags I've Applied
Add New Tags Please login to tag files.
Comments and Ratings (4)
16 Feb 2010 MUSTAPHA

I conceived a numeric circuit under quartusII and I want validated it by several data to apply to the entries of the circuit and to recover the exits,
the data of entries generate by a program in C language,
how to make? and thank you.

16 Feb 2010 Sreeram Mohan

Hi Mustapha,

There are two different ways to validate the design :
1) A functional verification
2) In system verification

Functional verification is device independent and it could be done using a simulator in-built within Quartus II or dedicated tools like ModelSim, EDA Simulator Link tool from the mathworks. In-order to read the test vectors that your C code generated you will have to output the test vectors to a file and then model sim can read the text file's input.
The pre-requisite to get started is to explore how to write testbenches and this will easily solve the issue.

2) In system verification is a technique to test the circuitry that you designed within the programmable device like the FPGA/CPLD and there are dedicated tools that enable debugging as well as probing signals within the circuit. In quartus II you could use the Signal Tap II logic analyzer to achieve this .

Finally, as a design approach a HDL design always starts with a functional verification and i think that is what you should be doing first!

Hope this helps !

sreeram

17 Feb 2010 MUSTAPHA

thank you
the circuit is conceived in VHDL under II quartus, my problems it is to apply several data (5OO data) to the entries of the VHDL circuit (the publisher wevform is not sufficient). the data to apply are souvegarder in an one file text.

18 Feb 2010 Sreeram Mohan

Hi Mustapha,

By 500 data do you mean the number of signals , if so the waveform viewer within Quartus II shold still be a right fit as i remember debugging with a high signal count. A wise thing to do would be to see if the setting of the Simulation helps to achieve the same.

An other option is to try this
http://www.altera.com/products/software/quartus-ii/modelsim/qts-modelsim-index.html

Since the tool is free and there is an excellent video demos by these guys !

Sreeram

Please login to add a comment or rating.
Tag Activity for this File
Tag Applied By Date/Time
altera quartus ii Sreeram Mohan 30 Oct 2009 12:45:53
matlab link to quartus ii Sreeram Mohan 30 Oct 2009 12:45:53
vhdl Sreeram Mohan 30 Oct 2009 12:45:53
matlab link to altera Sreeram Mohan 30 Oct 2009 12:45:53
matlab link to quartus ii MUSTAPHA 16 Feb 2010 18:26:13

Contact us at files@mathworks.com