5.0 | 1 rating Rate this file 23 Downloads (last 30 days) File Size: 498 KB File ID: #33531 Version: 1.0
image thumbnail

Control Synthesis for a Surface Mount Device with Simulink Design Verifier



Simulink Design Verifier finds a force control profile to stamp a component onto a circuit board.

| Watch this File

File Information

When mounting a component onto a circuit board, the component must be held against the board with a low acceleration for a specific duration. To satisfy this requirement, an appropriate control force profile must be determined.

The stamping operation comprises three modes: (i) the movement of the component toward the board, (ii) the holding against the board, and (iii) the release of the component.

In the holding mode, the numerical simulation must handle the large reaction force that is exerted by the board. This results in a time constant much faster than in the two other modes. So, the system is considered numerically stiff.

A variable step solver that is necessary to efficiently handle stiff behavior is explicitly modeled. Because the solver model is discrete, Simulink Design Verifier can be applied to the problem of finding a required control force profile.

Details about the theoretical background can be found in the article "A Computational Model of Time for Stiff Hybrid Systems Applied to Control Synthesis" by P.J. Mosterman, J. Zander, G. Hamon, and B. Denckla as published in the August 2011 issue of the IFAC journal Control Engineering Practice.

Required Products Simulink
Simulink Design Verifier
MATLAB release MATLAB 7.12 (R2011a)
Tags for This File   Please login to tag files.
Please login to add a comment or rating.
Comments and Ratings (1)
19 Jan 2012 Justyna Zander  

Contact us