File Exchange

image thumbnail

HDL Verifier Support Package for Xilinx FPGA Boards

Use FPGA-in-the-loop (FIL) verification on Xilinx FPGA boards.



HDL Verifier™ Support Package for Xilinx® FPGA Boards contains the board definition files for FPGA-in-the-loop (FIL) simulation with HDL Verifier and supported Xilinx hardware. With FIL simulation, use MATLAB® or Simulink® to test designs in real hardware for any existing HDL code. The HDL code can either be manually written or generated from a model subsystem.

This support package is functional for R2013a and beyond.

Comments and Ratings (1)

Tao Jia


no change - upgrading hardware support package download action and minor description text

Minor license change

MATLAB Release
MATLAB 8.1 (R2013a)

Download apps, toolboxes, and other File Exchange content using Add-On Explorer in MATLAB.

» Watch video