Rank: 58146 based on 0 downloads (last 30 days) and 0 file submitted
photo

Rakesh

E-mail

Personal Profile:
Professional Interests:

 

Watch this Author's files

 

Top Tags Applied by Rakesh
  • 1 - 1 of
  • 1
verilog
Files Tagged by Rakesh
  • 1 - 1 of
  • 1
Updated   File Tags Downloads
(last 30 days) 		Comments Rating
01 Oct 2007 Screenshot Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL Model-Based Design of a Sigma-Delta ADC, from behavioral model to VHDL code. Author: Ali Behboodian adc, sigmadelta, vhdl, verilog, multirate, dsp 53 20
  • 4.08
4.1 | 25 ratings

Contact us