Rank: 3264 based on 12 downloads (last 30 days) and 1 file submitted
photo

Rajiv Ghosh-Roy

E-mail
Company/University
The MathWorks, Inc.
Lat/Long
42.300102, -71.35042

Personal Profile:
Professional Interests:

 

Watch this Author's files

 

Files Posted by Rajiv
Updated   File Tags Downloads
(last 30 days)
Comments Rating
17 Dec 2009 Screenshot Disabling SMIs on Intel(R) ICH5 chipsets Avoid CPU overloads with xPC Target(TM) on Intel(R) chipsets by disabling SMIs Author: Rajiv Ghosh-Roy cpuoverload, xpc target, real time, smi, drivers 12 6
  • 4.83333
4.8 | 6 ratings
Comments and Ratings on Rajiv's Files View all
Updated File Comment by Comments Rating
10 May 2011 Disabling SMIs on Intel(R) ICH5 chipsets Avoid CPU overloads with xPC Target(TM) on Intel(R) chipsets by disabling SMIs Author: Rajiv Ghosh-Roy Chris

Added {0x2914, "ICH9D0"} and my SMI problems disappeared. The module also appears to prevent long TETs arising from enabled USB support (useful if one also uses the target machine for Windows and/or has a motherboard lacking PS/2 support).

03 Dec 2010 Disabling SMIs on Intel(R) ICH5 chipsets Avoid CPU overloads with xPC Target(TM) on Intel(R) chipsets by disabling SMIs Author: Rajiv Ghosh-Roy Michael

This S-function worked for a Core 2 Duo (ICH7). I also have a Core i7 and a Xeon machine that both seem to be suffering from the same CPU Overload problems. I added the Device ID for the ISA Bridge (under PCI devices in xpcexplr) to the S-fuction code since that seemed to be what was done to add support for the other chipsets. For both the Xeon and Core i7, it seems to find the chipset, but gives me the following error: "Failed to Clear GBL_SMI_EN bit; SMI_LOCK may be set" Any suggestions?

11 Aug 2010 Disabling SMIs on Intel(R) ICH5 chipsets Avoid CPU overloads with xPC Target(TM) on Intel(R) chipsets by disabling SMIs Author: Rajiv Ghosh-Roy Ian

For ich10, can you please add:

{0x3A14, "ICH10D0"},
{0x3A16, "ICH10R"},
{0x3A18, "ICH10"},
{0x3A1A, "ICH10D"},

25 Nov 2008 Disabling SMIs on Intel(R) ICH5 chipsets Avoid CPU overloads with xPC Target(TM) on Intel(R) chipsets by disabling SMIs Author: Rajiv Ghosh-Roy Tammer, Ingo

Great job!

Your S-Function is also working for the Intel ICH9-Chipset (PCIDevice ID 0x2918)

Thank you very much!

23 Oct 2008 Disabling SMIs on Intel(R) ICH5 chipsets Avoid CPU overloads with xPC Target(TM) on Intel(R) chipsets by disabling SMIs Author: Rajiv Ghosh-Roy Mehta, Y
Top Tags Applied by Rajiv
xpc target, configset, cpuoverload, drivers, real time
Files Tagged by Rajiv View all
Updated   File Tags Downloads
(last 30 days)
Comments Rating
20 Oct 2010 Configuration Set Printer Print out all the parameters in a models configuration set. Author: Cole Stephens configset, configuration set, simulink, configuration paramet... 1 1
17 Dec 2009 Screenshot Disabling SMIs on Intel(R) ICH5 chipsets Avoid CPU overloads with xPC Target(TM) on Intel(R) chipsets by disabling SMIs Author: Rajiv Ghosh-Roy cpuoverload, xpc target, real time, smi, drivers 12 6
  • 4.83333
4.8 | 6 ratings
28 May 2009 Screenshot Measuring Clock Jitter with xPC Target Explains how to measure PC clock jitter using xPC Target. Author: Doug Jones xpc target, analysis technique, application note, jitter, application examples, real time 9 0

Contact us at files@mathworks.com