Watch this Author's files
I need how to generate verilog/VHDL code for DPLL_fxdpt.
I am facing few errors with state flow concept.
Please help me... kindly...
if i run this simulation..error is
==> mex at 222
unable to complete successfully...
Can you explain.... plzz its urgent.
Thanks in advance