Rank: 471681 based on 0 downloads (last 30 days) and 0 file submitted



Personal Profile:


Watch this Author's files


Comments and Ratings by Ravi View all
Updated File Comments Rating
26 Dec 2013 Phase Locked Loop tutorial A tutorial showing how Phase-Locked Loops, both analog and digital can be efficiently modeling in Si Author: Giorgia Zucchelli

I need how to generate verilog/VHDL code for DPLL_fxdpt.

I am facing few errors with state flow concept.

Please help me... kindly...

24 Jun 2013 File I/O C S-function Example A simple C S-function which reads data from a file during simulation. Author: Jarrod Rivituso

if i run this simulation..error is
==> mex at 222
unable to complete successfully...

Can you explain.... plzz its urgent.

Thanks in advance

Contact us