Rank: 323678 based on 0 downloads (last 30 days) and 0 file submitted
photo

rajesh kumar

E-mail
Company/University
jntu

Personal Profile:

 

Watch this Author's files

 

Comments and Ratings by rajesh kumar
Updated File Comments Rating
19 Jun 2014 Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL Model-Based Design of a Sigma-Delta ADC, from behavioral model to VHDL code. Author: Ali Behboodian

good

Contact us