image thumbnail

updated 5 years ago

BFSK design using system generator by KONSTANTINOS VOSKAKIS

BFSK transceiver using SysGen 10.1 (system generator 101, xilinx, bfsk)

pre(d)

preamble_detacher(clock,prbl_end,input_bit)

state_machine(din,reset)

Contact us