image thumbnail

updated 3 years ago

GPS Receiver using Xilinx FPGA and TI DSP by Dick Benson

Dick Benson

These model files move from a system level GPS receiver channel to actual operating hardware. (gps, tracking, timing)

ca_code_rcvr_2

ca_code_variable_6a

ca_code_variable_9

image thumbnail

updated 5 years ago

Echo Canceller Workbook targeting a dsPIC by Kerry Schutz

Kerry Schutz

This set of models and word documents show an echo canceller development workflow. (audio processing, video processing, echo cancellation dsp...)

ec_concept

ec_config_subsys

ec_datadict_buses

image thumbnail

updated 5 years ago

Dual Core Blackfin Application Example by Mark Walker

Mark Walker

Target both cores of a BF561 microprocessor with Real-Time Workshop Embedded Coder (realtime workshop, embedded code, verification)

csc_registration(action)

dual_core

dual_core_variables.m

image thumbnail

updated 8 years ago

Code Verification using RTDX by Kerry Schutz

Kerry Schutz

Verify your DSP Implementation using RTDX and Simulink (hardware targets, firmware ti dsp rtdx ...)

example_sel2html(fn,new)

LMSNoiseCanceller

LMSNoiseCanceller_FixPt

image thumbnail

updated 8 years ago

DSP Code Verification using UDP by Kerry Schutz

Kerry Schutz

How to verify the functionality of your DSP code via processor in-the-loop co-simulation using Simul (hardware targets, udp ethernet dsp code...)

example_sel2html(fn,new)

gain_6416_hst_udp

gain_6416_tgt_udp

Contact us