<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
  <channel>
    <link>http://www.mathworks.com/matlabcentral/newsreader/view_thread/263147</link>
    <title>MATLAB Central Newsreader - Announcing Nov'11 FPGACamp, Silicon Valley. &quot;Debugging Your FPGA&quot;</title>
    <description>Feed for thread: Announcing Nov'11 FPGACamp, Silicon Valley. &quot;Debugging Your FPGA&quot;</description>
    <language>en-us</language>
    <copyright>&amp;copy;1994-2012 by MathWorks, Inc.</copyright>
    <webmaster>webmaster@mathworks.com</webmaster>
    <generator>MATLAB Central Newsreader</generator>
    <docs>http://blogs.law.harvard.edu/tech/rss</docs>
    <ttl>60</ttl>
    <image>
      <title>MathWorks</title>
      <url>http://www.mathworks.com/images/membrane_icon.gif</url>
    </image>
    <item>
      <pubDate>Wed, 14 Oct 2009 20:17:33 -0400</pubDate>
      <title>Announcing Nov'11 FPGACamp, Silicon Valley. &quot;Debugging Your FPGA&quot;</title>
      <link>http://www.mathworks.com/matlabcentral/newsreader/view_thread/263147#687059</link>
      <author>Vikram</author>
      <description>There are two distinct phases in bringing an FPGA system to market:&lt;br&gt;
the design phase and the debug and&lt;br&gt;
verification phase. The primary tasks in the design phase are entry,&lt;br&gt;
simulation, and implementation. The primary tasks in the Debug and&lt;br&gt;
Verification phase are to validate the design and correct any bugs&lt;br&gt;
found.&lt;br&gt;
&lt;br&gt;
The recent advancements in FPGA densities have changed the way we&lt;br&gt;
think of design &amp; debug of a FPGA. This camp will focus on what can&lt;br&gt;
you do as an engineer to make debugging your FPGA a science rather&lt;br&gt;
then an art. It will also introduce to you various tools that you can&lt;br&gt;
use to shorten the debug cycle.&lt;br&gt;
&lt;br&gt;
Agenda: Tentative&lt;br&gt;
&lt;br&gt;
5:00 PM- 6:00 PM: Registration and exhibits (booths from various&lt;br&gt;
vendors)&lt;br&gt;
6:00 PM - 6:10 PM: Introductions&lt;br&gt;
6:10 PM - 6:40 PM: The state of FPGA Validation &amp; Debugging&lt;br&gt;
6:40 - 7:30: Eric Bogatin How the board will screw up your beautiful&lt;br&gt;
transceiver signals, and what you can do about it&lt;br&gt;
7:30 PM- 8:20 PM: A brief talks from the vendors about their debug&lt;br&gt;
tools and solutions &amp; Vendor Talk&lt;br&gt;
8:20 PM - 8:30 PM: TBD (By Mentor Graphics)&lt;br&gt;
8:30 PM- 9:00 PM: Networking and exhibits (booths from various&lt;br&gt;
vendors)&lt;br&gt;
&lt;br&gt;
Registration: FREE! Feel free to bring a friend. Please fill the form&lt;br&gt;
below to RSVP using the form at&lt;br&gt;
&lt;a href=&quot;http://www.fpgacentral.com/fpgacamp/silicon-valley-ca-usa/debugging-your-fpga-11-nov-2009-silicon-&quot;&gt;http://www.fpgacentral.com/fpgacamp/silicon-valley-ca-usa/debugging-your-fpga-11-nov-2009-silicon-&lt;/a&gt;&lt;br&gt;
or  at Linkedin event url - &lt;a href=&quot;http://events.linkedin.com/FPGACamp-Debugging-FPGA/pub/136177&quot;&gt;http://events.linkedin.com/FPGACamp-Debugging-FPGA/pub/136177&lt;/a&gt;&lt;br&gt;
&lt;br&gt;
Contact us if you would like to:&lt;br&gt;
&lt;br&gt;
* Volunteer with us&lt;br&gt;
* Speak or Refer a speaker&lt;br&gt;
* If you are a vendor&lt;br&gt;
- Would like to put a booth - Free&lt;br&gt;
- Demo/Talk about a product (Tell us what and why)- Free (&lt;br&gt;
&lt;a href=&quot;http://www.fpgacentral.com/fpgacamp/guideline&quot;&gt;http://www.fpgacentral.com/fpgacamp/guideline&lt;/a&gt; )&lt;br&gt;
- Buy audience some food / drinks&lt;br&gt;
- Give away eval boards, books, kits or goodies to attendees&lt;br&gt;
&lt;br&gt;
More details visit: &lt;a href=&quot;http://www.fpgacentral.com/fpgacamp&quot;&gt;http://www.fpgacentral.com/fpgacamp&lt;/a&gt;</description>
    </item>
  </channel>
</rss>

