Community Profile

photo

Thibault Gadeyne


Active since 2015

Followers: 0   Following: 0

Statistics

Feeds

View by

Question


ROM block generated by HDL Coder not inferred by Vivado Synthesis tool
I want to map a LUT in RAM blocks of my FPGA. I followed this example guidelines: http://fr.mathworks.com/help/hdlcoder/examples...

9 years ago | 1 answer | 0

1

answer

Answered
HDL Coder: Clock-rate pipelining example
Hello Girish, I basically want to realize transfer functions or controllers running at limited speeds and I would be interest...

9 years ago | 0

Question


HDL Coder: Clock-rate pipelining example
I would like to evaluate clock-rate pipelining functionality of HDL Coder. Is there any example available ? Thanks in advance...

9 years ago | 3 answers | 0

3

answers

Question


HDL Coder: Pipelined multipliers in logic
I want to implement a 8x8 bits multiplier via Simulink with LUTs (without DSP blocks). To optimize speed I wanted to introduce p...

9 years ago | 1 answer | 0

1

answer