Filter Design HDL Coder
Learn more about Filter Design HDL Coder through product examples and online seminars that highlight features or application
examples.
| |
Introduction
|
|
|
|
Introduction to Filter Design HDL Coder
21:59
Get a brief introduction to Filter Design HDL Coder.
|
|
|
|
HDL Code Generation For Digital Filters
10:19
Apply Model-Based Design to design a fixed-point digital filter and generate HDL code for implementation on FPGA or ASIC hardware.
|
| |
FIR and IIR Filters
|
|
|
|
HDL Butterworth Filter
This example illustrates how to generate HDL code for a 5th order Butterworth filter. The cutoff-frequency for this filter is very low relative to the sample rate, leading to a filter that is difficult to make practical.
|
|
|
|
HDL Inverse Sinc Filter
This example illustrates how to generate HDL code for an inverse sinc (sin x/x) peaking filter that adds preemphasis to compensate for the inherent sinc response of the digital-to-analog converter (DAC).
|
|
|
|
HDL Minimum Phase FIRT Filter
This example illustrates how to generate HDL code for a minimum phase FIRT filter with 10-bit input data and 10-bit output data.
|
|
|
|
HDL Tone Control Filter Bank
This example illustrates how to generate HDL code for bank of 24 first-order shelving filters that implement an audio tone control with 1 dB steps from -6 dB to +6 dB for bass and treble.
|
|
|
|
HDL Video Filter
This example illustrates how to generate HDL code for an ITU-R BT.601 luma filter with 8-bit input data and 10-bit output data.
|
| |
Architectures and Optimizations
|
|
|
|
HDL Serial Architectures for FIR Filters
This example illustrates how to generate HDL code for a symmetrical FIR filter with fully parallel, fully serial, partly serial and cascade-serial architectures for a lowpass filter for an audio filtering application.
|
|
|
|
HDL Programmable FIR Filter
This example illustrates how to generate HDL code for an FIR filter with a processor interface for loading coefficients.
|
|
|
|
HDL Distributed Arithmetic for FIR Filters
In this example, we show how you can generate HDL code for a lowpass FIR filter with Distributed Arithmetic (DA) architecture.
|
| |
Multirate Filters
|
|
|
|
HDL Digital-Up Converter
This example illustrates how to generate HDL code for a Digital-Up Converter (DUC). A DUC is a digital circuit which converts a digital baseband signal to a passband signal.
|
|
|
|
HDL Sample Rate Conversion Using Farrow Filters
In this example, we show how you can design and implement hardware efficient Sample Rate Converters for an arbitrary factor using polynomial-based (Farrow) structures.
|
| |
Verification
|
|
|
|
HDL Filter Link
This example shows how to use FDATool to design a filter, generate a structural model of the filter in Simulink®
, and generate HDL. It also shows how to use an HDL simulator to cosimulate the Simulink behavioral model and the generated HDL.
|
Trial Software Available
Licensed Users: Download a 15-day trial of most MathWorks products (login required).
Don't Have a License? Request trial software and a MathWorks representative will call to get you started.
|