HDL Verifier
Verify VHDL and Verilog using HDL simulators and FPGA-in-the-loop test benches
Product Overview 1:48
HDL Verifier™ automates Verilog® and VHDL® design verification using HDL simulators and FPGA hardware-in-the-loop. It provides interfaces that link MATLAB® and Simulink® with Cadence® Incisive®, Mentor Graphics® ModelSim®, and Questa® HDL simulators. It also supports FPGA-in-the-loop verification with Xilinx® and Altera® FPGA boards.
HDL Verifier automates verification by using MATLAB or Simulink to stimulate your HDL code and analyze its response. This approach eliminates the need to author standalone Verilog or VHDL test benches.
|
|
View data sheet (746k) |
Simulink and Model-Based Design enabled us to visualize the operation of the system as it was running, and the model served as a golden reference for the hardware.
Read this story