Skip to Main Content Skip to Search
Home |   Select Country  Choose Country  |  Contact Us  |  Cart Store 
Create Account | Log In
Products & Services Industries Academia Support User Community Company

 

EDA Simulator Link IN 2.3
for Cadence Incisive

Cosimulate and verify VHDL® and Verilog® using Cadence Incisive simulators


Elaboration of floating-point reference algorithm and verification of Verilog implementation using cosimulation interface.

EDA Simulator Link™ IN is a cosimulation interface that integrates MATLAB® and Simulink® into the hardware design flow for the development of application-specific integrated circuits (ASICs) and field programmable gate arrays (FPGAs). It provides a bidirectional link between MATLAB and Simulink and Incisive® simulators (from Cadence Design Systems). EDA Simulator Link IN software enables you to verify your HDL design from within MATLAB and Simulink. It provides native cosimulation support for both VHDL® and Verilog®.


Adobe Acrobat Required  View data sheet (811k)



News and Events

Cadence and Incisive are registered trademarks of Cadence Design Systems, Inc. in the United States and/or other jurisdictions. Cadence's trademarks are used by The MathWorks, Inc. under license.

Contact sales
Free technical kit
Trial software

Get Pricing and
Licensing Options

Recorded Webinar

Verifying Signal Processing and Communications Systems new