Simulink HDL Coder
Generate HDL code from Simulink models and MATLAB code
Product Overview 2:19
Simulink HDL Coder™ generates bit-true and cycle-accurate, synthesizable Verilog® and VHDL® code from Simulink® models, MATLAB® code, and Stateflow® charts. The generated HDL code can be simulated and synthesized using industry-standard tools and then implemented on FPGAs and ASICs.
With Simulink HDL Coder you can control HDL architecture and implementation, highlight critical paths in the model, and generate hardware resource utilization estimates. For rapid verification, Simulink HDL Coder generates test benches and EDA Simulator Link™ cosimulation models, and provides code traceability to support the DO-254 workflow.
|
|
Free ASIC
View data sheet (1334k) |
|
For development of the world’s first highly optimized digital audio hub solution, Simulink and Simulink HDL Coder were the best options. The design and verification flow we applied using MathWorks tools scales well and provides the route to build more complex DSP and signal mixing paths.
Read this story