Asynchronous FIFO Design and Buffer Modeling

Model the functional behavior of an asynchronous FIFO (first in, first out) buffer used for data transfer between two processors. A built in library block in SimEvents, the FIFO Queue block enables simulation of such buffers. The simulation helps asynchronous fifo design by giving insight into the size requirements for the fifo buffer before implementing it in hardware.

Related Videos