Technical Articles and Newsletters

Model-Based Design Using Simulink, HDL Coder, and DSP Builder for Intel FPGAs

By Kiran Kintali, Yongfeng Gu, and Eric Cigan, MathWorks

This paper describes how HDL Coder™ can be used with DSP Builder for Intel® FPGAs in an integrated FPGA workflow. It illustrates this approach using a model that performs FIR filtering and integrates two subsystems, one implemented with blocks from the DSP Builder Advanced Blockset and the other with native Simulink® blocks. The paper shows how HDL Coder can generate HDL code for the complete model design. This capability enables designers to reuse existing DSP Builder models when using HDL Coder to create new designs, or to incorporate target-optimized Intel FPGA IP blocks created within Simulink models for use with HDL Coder.

Read full paper.

Published 2014

View Articles for Related Industries