#### **MATLAB EXPO**

# Intel<sup>®</sup> Agilex<sup>™</sup> 7 FPGA-in-the-Loop Simulation

Enabling DSP Emulation for Space-BACN

Ziyi Zhu, Platform Hardware Engineer, Intel® PSG CTO Office Allen Chan, Managing Principal Engineer, Intel® PSG CTO Office May 10-11, 2023



Distribution Statement A - Approved for Public Release, Distribution Unlimited

#### Outline

- DARPA Space-BACN Program
  - Overview
  - TA2 Requirements & DSP Considerations
- DSP Emulation Challenges and Solutions
  - MathWorks FPGA-in-the-Loop (FIL) Simulation
  - Intel<sup>®</sup> Agilex<sup>™</sup> 7 FPGA I-Series
- FIL Architectures for Intel<sup>®</sup> Agilex<sup>™</sup> 7 FPGA I-Series
  - Ethernet (via HPS) Intel<sup>®</sup> Agilex<sup>™</sup> 7 FPGA I-Series Transceiver-SoC Development Kit
  - PCI-Express Intel<sup>®</sup> Agilex<sup>™</sup> 7 FPGA I-Series Development Kit
- FIL Simulation Demo
  - LTE Turbo Decoder
  - Results

# DARPA Space-BACN Program

Space-Based Adaptive Communications Node (**Space-BACN**) program aims to create to create **a reconfigurable intersatellite optical communications terminal** that is low size, weight, power, and cost (SWaP-C), and easy to integrate.


It allows seamless **communication between heterogeneous constellations** that operate on different optical intersatellite link (OISL) specifications, and which otherwise would not be able to communicate.

The program objectives are summarized as "100 Cubed":


- 100 Gbps to support most optical standards.
- 100W or less to minimize power consumption.
- Under \$100K to make it affordable.

Space-BACN will focus on three key technical areas:

- A low-cost, optical aperture capable of coupling into single mode fiber Lower-risk design integration (TA1).
- A reconfigurable modem that can support multiple optical waveforms up to 100 Gbps (TA2).
- A novel cross-constellation command and control approach to automate interactions between government and commercial satellites (TA3).



#### Space-BACN program overview



Space-BACN program components

# TA2 Requirements & DSP Implementation Considerations

Digital Signal Processing (DSP) Emulation Considerations:


- Modulation/Demodulation Formats
  - OOK, PPM, DPSK, BPSK, QPSK, and DP-QPSK
- Datarates
  - Up to 10Gbps OOK & Up to 100Gbps PSK
- Timing Recovery Loops
  - Clock Data Recovery (CDR)
  - Doppler + CDR
- FEC coding
  - DVB-S2 (LDPC+BCH), SDA (LDPC), OFEC (Turbo), CCSDS (RS, LDPC), G709 (RS)
- Post-FEC BER
  - ≤1E-15

PPM, DPSK, BPSK, QPSK, and DP-QPSKPPM, DPSK, BPSK, QPSK, and DP-QPSKBaud rateProgrammable1-33 GBaudProgrammable1-33 GBaudSupported data ratesUp to 10 Gbps OOK up to 100 Gbps PSKUp to 10 Gbps OOK up to 100 Gbps PSKTunable/selectable wavelength range1,530 nm – 1,565 nm1,530 nm – 1,565 nmLaser RIN-140 dB/Hz peak -145 dB/Hz average-140 dB/Hz peak -145 dB/Hz averageLaser spectral linewidth500 kHz500 kHzOptical output measured in SMF0 dBm per polarization0 dBm per polarizationTX OSNR>30 dB/0.1 nm>30 dB/0.1 nmTX output polarizationPM-SMFPM-SMFSensitivity at 100G-18 dBm-18 dBmPost-FEC BER≤1E-15SIFOptical inputSMFSMFFEC coding supported (code rates ≥1/2)DVB-S2 (LDPC+BCH), SDA (LDPC), OFDE (Turbo), CCSDS (RS, LDPC), G709 (RS)Phase 1 + programmable to other variants	TA2Metric	Phasel	Phase 2	
Supported data ratesUp to 10 Gbps OOK up to 100 Gbps PSKUp to 100 Gbps OOK up to 100 Gbps PSKTunable/selectable wavelength range1.530 nm - 1.565 nm1.530 nm - 1.565 nmLaser RIN-140 dB/Hz peak -145 dB/Hz average-140 dB/Hz peak -145 dB/Hz averageLaser spectral linewidth500 kHz500 kHzOptical output measured in SMF0 dBm per polarization0 dBm per polarizationTX OSNR>30 dB/0.1 nm>30 dB/0.1 nmTX output polarizationPM-SMFPM-SMFPost-FECBER<1E-15	Supported modulation formats	PPM, DPSK, BPSK, QPSK, and	PPM, DPSK, BPSK, QPSK, and	
up to 100 Gbps PSKup to 100 Gbps PSKTransmitterTunable/selectable wavelength range1,530 nm −1,565 nmLaser RIN-140 dB/Hz peak -145 dB/Hz average-140 dB/Hz peak -145 dB/Hz averageLaser spectral linewidth500 kHz500 kHzOptical output measured in SMF0 dBm per polarization0 dBm per polarizationTX OSNR>30 dB/0.1 nm>30 dB/0.1 nmTX output polarizationPM-SMFPM-SMFReceiverSensitivityat 100G-18 dBm-18 dBmPost-FECBER≤1E-15≤1E-15Optical inputSMFSMFFEC coding supported (code rates ≥1/2)DVB-S2 (LDPC+BCH), SDA (LDPC), OFEC (Turbo), CCSDS (RS, LDPC), G709 (RS)Phase 1 + programmable to other variants	Baudrate	Programmable1-33 GBaud	Programmable1-33 GBaud	
Tunable/selectable wavelength range1,530 nm - 1,565 nm1,530 nm - 1,565 nmLaser RIN-140 dB/Hz peak -145 dB/Hz average-140 dB/Hz peak -145 dB/Hz averageLaser spectral linewidth500 kHz500 kHzOptical output measured in SMF0 dBm per polarization0 dBm per polarizationTX OSNR>30 dB/0.1 nm>30 dB/0.1 nmTX output polarizationPM-SMFPM-SMFReceiverSensitivityat 100G-18 dBm-18 dBmPost-FECBER≤1E-15≤1E-15Optical inputSMFSMFFEC coding supported (code rates ≥1/2)DVB-S2 (LDPC+BCH), SDA (LDPC), OFEC (Turbo), CCSDS (RS, LDPC), G709 (RS)Phase 1+ programmable to other variants	Supported data rates			
rangeImageImageLaser RIN-140 dB/Hz peak -145 dB/Hz average-140 dB/Hz peak -145 dB/Hz averageLaser spectral linewidth500 kHz500 kHzOptical output measured in SMF0 dBm per polarization0 dBm per polarizationTX OSNR>30 dB/0.1 nm>30 dB/0.1 nmTX output polarizationPM-SMFPM-SMFTX output polarizationPM-SMFPM-SMFSensitivityat 100G-18 dBm-18 dBmPost-FECBER≤1E-15≤1E-15Optical inputSMFSMFFEC coding supported (code rates ≥1/2)DVB-S2 (LDPC+BCH),SDA (LDPC),OFEC (Turbo),CCSDS) (RS, LDPC),G709 (RS)Phase 1 + programmable to other variants	Transmitter			
145 dB/Hz average-145 dB/Hz averageLaser spectral linewidth500 kHz500 kHzOptical output measured in SMF0 dBm per polarization0 dBm per polarizationTX OSNR>30 dB/0.1 nm>30 dB/0.1 nmTX output polarizationPM-SMFPM-SMFReceiverSensitivityat 100G-18 dBm-18 dBmPost-FECBER≤1E-15≤1E-15Optical inputSMFSMFFEC coding supported (code rates ≥1/2)DVB-S2 (LDPC+BCH),SDA (LDPC),OFEC (Turbo),CCSDS)Phase 1+ programmable to other variants	Tunable/selectable wavelength range	1,530 nm – 1,565 nm	1,530 nm – 1,565 nm	
Optical output measured in SMF0 dBm per polarization0 dBm per polarizationTX OSNR>30 dB/0.1 nm>30 dB/0.1 nmTX output polarizationPM-SMFPM-SMFReceiverSensitivityat 100G-18 dBmPost-FECBER≤1E-15≤1E-15Optical inputSMFSMFFEC coding supported (code rates ≥1/2)DVB-S2 (LDPC+BCH), SDA (LDPC), OFEC (Turbo), CCSDS)Phase 1+ programmable to other variants	Laser RIN			
TX OSNR>30 dB/0.1 nm>30 dB/0.1 nmTX output polarizationPM-SMFPM-SMFReceiverSensitivity at 100G-18 dBmPost-FECBER≤1E-15≤1E-15Optical inputSMFSMFFEC coding supported (code rates ≥1/2)DVB-S2 (LDPC+BCH),SDA (LDPC),OFEC (Turbo),CCSDS (RS, LDPC),G709 (RS)Phase 1+ programmable to other variants	Laser spectral linewidth	500 kHz	500 kHz	
TX output polarization PM-SMF PM-SMF   Receiver   Sensitivityat 100G -18 dBm -18 dBm   Post-FECBER ≤1E-15 ≤1E-15   Optical input SMF SMF   FEC coding supported (code rates ≥1/2) DVB-S2 (LDPC+BCH),SDA (LDPC),OFEC (Turbo),CCSDS (RS, LDPC),G709 (RS) Phase 1 + programmable to other variants	Optical output measured in SMF	0 dBm per polarization	0 dBm per polarization	
Receiver     Sensitivityat 100G   -18 dBm   -18 dBm     Post-FECBER   ≤1E-15   ≤1E-15     Optical input   SMF   SMF     FEC coding supported (code rates ≥1/2)   DVB-S2 (LDPC+BCH),SDA (LDPC),OFEC (Turbo),CCSDS (RS, LDPC),G709 (RS)   Phase 1+ programmable to other variants	TXOSNR	>30 dB/0.1nm	>30 dB/0.1nm	
Sensitivityat 100G   -18 dBm   -18 dBm     Post-FECBER   ≤1E-15   ≤1E-15     Optical input   SMF   SMF     FEC coding supported (code rates ≥1/2)   DVB-S2 (LDPC+BCH), SDA (LDPC), OFEC (Turbo), CCSDS (RS, LDPC), G709 (RS)   Phase 1+ programmable to other variants	TX output polarization	PM-SMF	PM-SMF	
Post-FECBER ≤1E-15 ≤1E-15   Optical input SMF SMF   FEC coding supported (code rates ≥1/2) DVB-S2 (LDPC+BCH), SDA (LDPC), OFEC (Turbo), CCSDS (RS, LDPC), G709 (RS) Phase 1 + programmable to other variants	Receiver			
Optical input SMF SMF   FEC coding supported (code rates ≥1/2) DVB-S2 (LDPC+BCH), SDA (LDPC), OFEC (Turbo), CCSDS (RS, LDPC), G709 (RS) Phase 1 + programmable to other variants	Sensitivity at 100G	- 18 dBm	- 18 dBm	
FEC coding supported (code rates ≥1/2)   DVB-S2 (LDPC+BCH), SDA (LDPC), OFEC (Turbo), CCSDS (RS, LDPC), G709 (RS)   Phase1 + programmable to other variants	Post-FECBER	≤1E-15	≤1E-15	
rates≥1/2) (LDPC), OFEC (Turbo), CCSDS variants (RS, LDPC), G709 (RS)	Optical input	SMF	SMF	
Doppler Up to ±50 ppm Up to ±50 ppm	FEC coding supported (code rates ≥1/2)	(LDPC), OFEC (Turbo), CCSDS	Phase I + programmable to other variants	
	Doppler	Up to ±50 ppm	Up to ±50 ppm	

#### Space-BACN program TA2 metrics

https://sam.gov/opp/e704657b448649a4a5ff7debeb39540a/view Space\_BACN\_Appendix\_amended\_20210927.pdf


### DSP Simulation Challenges and Solutions



Distribution Statement A - Approved for Public Release, Distribution Unlimited

intel.

### Ethernet FIL Architecture for Agilex



Distribution Statement A - Approved for Public Release, Distribution Unlimited




Intel® Agilex™ 7 FPGA I-Series Transceiver-SoC Development Kit (4x F-Tile) DK-SI-AGI027FB

https://www.rocketboards.org/foswiki /Documentation/AgilexSoCGSRDSI AGI027

<u>https://github.com/mathworks/altera-</u> <u>linux/tree/mw-agilex-soc-</u> <u>5.15/drivers/misc/mathworks</u>

intel.

# PCI-Express FIL Architecture for Agilex (On-going)



Distribution Statement A - Approved for Public Release, Distribution Unlimited




Intel® Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile) DK-DEV-AGI027R1BES

https://www.intel.com/content/www/us/e n/docs/programmable/683821/22-4/

https://www.intel.com/content/www/us/e n/docs/programmable/683517/22-4/


intel.

### FIL Simulation Demo - LTE Turbo Decoder



Distribution Statement A - Approved for Public Release, Distribution Unlimited

# FIL Simulation Demo - Results



Bit and cycle accuracy between the ٠ hardware module and the source Simulink model used to generate the RTL code



- Simulation: 518 hours (21.5 days) • FIL cycle accurate: 48 hours (2 days) •
- FIL free running: 23 minutes •

intel.

9

1

FPGA

#### Notices & Disclaimers

This research was, in part, funded by the U.S. Government under the DARPA Space-BACN program. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the U.S. Government.

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Your costs and results may vary.

Performance varies by use, configuration and other factors. Learn more on the <u>Performance Index site</u>.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Distribution Statement A - Approved for Public Release, Distribution Unlimited

