



MODEL-BASED DESIGN FOR FPGA DEVELOPMENT

GETC-I

CONTENT

- Why?
- Benefit
- Concept
- Use case



WHY?

Background

- In the current projects FW development is done manually without or minimum support of MBD
- Model based development is the way forward for embedded development as traditional (manual driven) solution require extensive effort.
- Framework will be used for electronics development for different type of controllers, which are algorithm rich in content.

Concept Block Diagram:



Objectives

 A framework and supporting standard work and work instructions for Model based FW algorithm development for aerospace application.

• KPIs

- Reusability for different algorithm module as library
- Cost reduction (~30 to 40 %)
- Reduction in lead time for development (~30%)

Business Impact:

- Cost Reduction
 - Rapid initial design (rapid prototyping, continuous validation & verification across the different layer of design)
 - Easy rework and verification (verification based on model, possibility to generate test benches from Models)
- Reduce risk of design error
- Lower needed skill level for FPGA design of complex algorithm

METHOD DESCRIPTION

Current State



Challenges:

- Fixed point algorithm development and verification increase complexity
- Requirements to code generation add multilayer process and risk for error
- Close loop simulation and test analysis not easy in the current FPGA development setup



METHOD DESCRIPTION

Future State



Advantages:

- Reduce time and cost for development
- Early validation and verification using MIL and Co-Simulation (virtual integration)
- Recuse of same test case and plant model for testing
- Reusability and scalability
- Robustness



MBD FOR FW AS PER DO 254: MBD IMPLEMENTATION APPROACH





© 2022 Collins Aerospace | Collins Aerospace proprietary. | "This document does not contain any Export Controlled Technical Data."

USE CASE

Motor Control law development:

- A multi-Domain problem
 - Embedded system: Control law, sensor processing and BIT (algorithm and signal processing)
 - Physical modeling (Electormechanical and sensor modeling)
 - Power electronics modeling (motor derives)
- Flow of information and data from system spec till design
- Design and auto code generation
- Early verification and validation
- Co-Simulation





SYSTEM MODEL FOR CONTROL LAW

• A simple PI control law with anti windup and command saturator in S domain





SYSTEM MODEL FOR CONTROL LAW

A Scope		- 🗆 X
File Tools View Simulation Help		لا لا
(a) -		
	Speed_Command, Speed_Feedback	
450		Speed_Command
		Speed_Feedback
400-		
400		
350		
300		
250		
200		
150		
100		
50		
-50		
0 0.05	0.1 0.15 0.2	0.25



CONTROL LAW IN DIFFERENT DOMAIN



MODEL IN LOOP FOR CONTROL LAW

50	System SPEED FEEDBACK,	-PGA SPEED FEEDBACK, SOF TWARE SPEED FEEDBACK, Speed Command	
00			System SPEED F FPGA SPEED F SOFTWARE SPE Speed Command
		A A A A A A A A A A A A A A A A A A A	
50			
00			
50			
00			
50			
50 — 50			

MODEL IN LOOP FOR CONTROL LAW

Post-Processing of results

Step Response	S-domain Model	Floating Point Model (DSP)	Fixed point Model (FPGA)
RiseTime	0.0125	0.0107	0.0121
TransientTime	0.0403	0.0374	0.0367
SettlingTime	0.0403	0.0374	0.0367
SettlingMin	361.0889	375.5305	366.0491
SettlingMax	416.3885	428.8628	414.4917
Overshoot	4.0971	7.2157	3.6229
Undershoot	0	0	0
Peak	416.3885	428.8628	414.4917
PeakTime	0.1475	0.144	0.146



HDL CO-SIMULATION

HDL co-simulation provide the following advantages:

- 1. Design verification and validation
 - HDL code verification against its requirements (implementation correctness)
 - Validation of derived requirements such as sample time and discretization and fixed-point size
- 2. Virtual Integration
 - Muti-Domain simulation in one place to check the following:
 - Interface
 - Algorithm correctness
 - Dynamics of system



CO-SIMULATION FOR CONTROL LAW (METHOD 1: AUTO GENERATED)



Collins Aerospace

© 2022 Collins Aerospace | Collins Aerospace proprietary. | "This document does not contain any Export Controlled Technical Data."

CO-SIMULATION FOR CONTROL LAW





© 2022 Collins Aerospace | Collins Aerospace proprietary. | "This document does not contain any Export Controlled Technical Data."

CO-SIMULATION FOR CONTROL LAW

TE Wave	- 0	×
File Edit View Add Format Tools Bookmarks Window	w Help	
Wave - Default		 ★ * ×
🖹 • 📽 🖬 🗇 🎒 🐰 🛍 🛍 Ω 😂 ◎ • 🗚 🖺	♦ 🖄 🕮 👰 🚰 - 🚰 - 🚰 - 🚔 🗄 🛛 100 ns 🕇 🖳 💱 🚳 🖺 🔛 🔮 📲 🤷 🚹 🧐 🖓 📫 🚓 🏦 🚭 - 🥰 - 🗳 - 🗳 🔭 - 🤤	
💾 🖢 "Ҽ Ҽ ҇ ҇ѥ Ҙ╴ ѧӺ ѧ┫ Э+ - +€ - Ӭ- Search: Г		
🔔 🗸 🦳 Msgs	gs	
/fpga_based_control_law/dk /fpga_based_control_law/reset /fpga_based_control_law/i_pi_enable /fpga_based_control_law/i_pi_enable		
/fpga_based_control_law/i_reference 46%h01900000000		
/fpga_based_control_law/i_feedback 46'h019000BA562D		
/fpga_based_control_law/i_integ_Reset /fpga_based_control_law/i_integ_Disable /fpga_based_control_law/o_command /fpga_based_control_law/o_command		000000



CO-SIMULATION FOR CONTROL LAW (METHOD 2)



Collins Aerospace

CO-SIMULATION FOR CONTROL LAW

	System SPEED FEEDBACK, FPGA SPEED	FEEDBACK. Co-Sim SPEED FEEDBA	ACK. Speed Command	
				C _ Sustam
450				System FPGA S
				Speed (
400				
350		<u></u>		
		۲/		
300				
250				
200				
150				
130				
100				
50				
0				
-50				
0 0.05	0.1	0.15		0.2

CO-SIMULATION FOR CONTROL LAW

📰 Wave																		—	٥	×
File Edit View Add Format Tools Bookmarks Wir	ndow Help																			
Wave - Default						=****													<u>*</u>	e x
🖹 • 📂 🚽 🗇 🍜 👗 🛍 🛍 🗅 🖄 🔾 • 🗚 🗄	= 🛛 🌢 🖄 🗰 🎜	2 🕅 🛛 🖌	i - 🕇 🖛	- III - III	100 ns	ef 💥 🄇	1	D 🕲	1	🏞 🅇	📩 - 🗟	. 🏦 🛛	% - 4	8 - 🧐 (🚰 - 	⊈ \$	11 11:	<mark>:</mark> D		
╡ <u> </u> <u> </u>	ch:	_	, 🌮 🛛 🤅	B, Q, Q,	18 13 🖉			Г J												
\$ 1+	Msgs																			
/fpga_based_control_law/clk	0																			
/fpga_based_control_law/reset	1																			
/fpga_based_control_law/i_pi_enable	1																			4
Image: provide the second s	46'h019000000000																			
												مسممي								
C A free breed control law & freehade	40%-0000004.5000										<u>г</u>	~~								
+ / / fpga_based_control_law/i_feedback	46 NU 19000BA 562D																			
											~ [~]									
/fpga_based_control_law/i_integ_Reset	0								<u> </u>											
/fpga_based_control_law/i_integ_bisable	0 96'b000004EEE	96'b00000000	000000000000000000000000000000000000000	00000								****	****			 ****	****		****	201
	3011000000 1111111	.901100000000	0000000000	00000							*****			ana	uuuuuuu	 				di li

Step Response	Fixed point Model (FPGA) Co-Simulation in QuestaSim	Fixed point Model (FPGA) Simulation in Mathwork
RiseTime	0.0121	0.0121
TransientTime	0.0367	0.0367
SettlingTime	0.0367	0.0367
SettlingMin	366.0491	366.0491
SettlingMax	414.4917	414.4917
Overshoot	3.6229	3.6229
Undershoot	0	0
Peak	414.4917	414.4917
PeakTime	0.146	0.146



DISCLAIMER

This document does not contain any technical data or Collins proprietary data. The information flow/data used/any values used/images/figures/graphs/diagrams do not contain any technical data from any past, current or ongoing Collins Project. The data/values used are generic. All images/only sample non-technical data values.



THANK YOU



© 2022 Collins Aerospace | Collins Aerospace proprietary. | "This document does not contain any Export Controlled Technical Data."