Techniques for Generating and Measuring Production Code Constructs from Controller Models

Bill Chou, Saurabh Mahapatra

The MathWorks

Copyright © 2009 The MathWorks. Published by SAE International with permission.

ABSTRACT

A key step in Model-Based Design is the deployment of an algorithm as machine code onto a target processor in production vehicle. Modern software tools automatically generate the algorithmic source code from models. Given the many combinatorial possibilities for realizing a given algorithm within the modeling environment, the generated C source code will be a function of a realization. This dependency is an important consideration because the quality and clarity of the source code impacts the amount of verification and analysis that must be done for production software development. Other factors involved in generating the machine code from the source code, such as compiler optimization and microprocessor architecture, also contribute to this optimization. Organizations that proactively data mine and gather these optimizations into a set of best practices stand to benefit from reduced development times and lower costs. This paper introduces techniques that can be used to generate and measure code constructs used to create a set of best practices for the Simulink modeling environment. The quality of the object code is measured by examining the algorithm compiled within an Integrated Development Environment.

MODEL-BASED DESIGN

Model-Based Design for embedded control systems development involves a process centered on a model—from requirements capture to implementation and test. This model forms the "executable specification" that is used to communicate the desired system performance. The control design is elaborated and continuously tested

against requirements through simulation. Code is generated from models and rapid-prototyping is carried out to assess the performance of the algorithm in a real-time environment. Software-in-the-loop (SIL), processor-in-the-loop (PIL), and hardware-in-the-loop (HIL) testing and verification of the algorithmic code may be done before deployment on the production vehicle.

The use of automatic code generation maintains the link between the model and the generated C source code^[1]. To change the algorithm later in the design process, it is easier to update the model and regenerate the C source code. This method allows the engineer to focus more on integrating algorithmic code and setting up the infrastructure for embedded system deployment^[2].

Figure 1 shows the code generation workflow in Model-Based Design. A and B denote opportunities for optimizing code.




Figure 1. Code generation workflow in Model-Based Design.

For each opportunity, several techniques are available:

- A. Generating C source code from software models:
 - Using modeling design patterns in the controller model
 - Using target-optimized code
- B. Compiling C source code into object code:

The Engineering Meetings Board has approved this paper for publication. It has successfully completed SAE's peer review process under the supervision of the session organizer. This process requires a minimum of three (3) reviews by industry experts.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of SAE. ISSN 0148-7191

Positions and opinions advanced in this paper are those of the author(s) and not necessarily those of SAE. The author is solely responsible for the content of the paper.

SAE Customer Service: Tel: 877-606-7323 (inside USA and Canada)

Tel: 724-776-4970 (outside USA)

Fax: 724-776-0790

Email: CustomerService@sae.org

SAE Web Address: http://www.sae.org

Printed in USA

- Choosing a microprocessor architecture
- Choosing a compiler
- · Using compiler-specific optimizations

Two important metrics to measure the quality of control algorithms running on microprocessors are object code size and execution time.

Object code size is used to measure the quality of the control algorithms, although the proposed techniques can save time as well^[3]. This is due to difficulties in profiling object code. One can look at either the execution time or speed. If time is being measured over several trials, the variability requires looking at the minimum, maximum, or average execution times. If efficiency is being measured by throughput, it is measured differently from execution time. Hence, we use object code size to measure the quality of code.

The following examples illustrate the application of these techniques to optimize object code. Real-Time Workshop Embedded Coder is used to automatically generate C source code from Simulink models. The code is compiled and loaded onto processors supported by Green Hills MULTI. Standard code generation optimization settings, such as expression folding and block reduction, and compiler flags, such as -a and -Osize, were used unless stated otherwise.

GENERATING C SOURCE CODE FROM SOFTWARE MODELS

Two techniques are available for optimizing the C source code generated from the software model: modeling patterns and target-optimized code.

USING MODELING DESIGN PATTERNS IN THE CONTROLLER MODEL - A modeling design pattern is much like a software design pattern used in object-oriented literature^[4]. It is a template containing modeling elements that can be reused in commonly recurring design problems. Figure 2 shows an example of a Stateflow modeling design pattern for the familiar do-while logic. This pattern can be used to generate the common do-while loop construct in the C code.




Figure 2. Stateflow do-while loop design pattern.

We are interested in modeling design patterns that optimize C source code measured by lines of code (LOC). At a high level, it may lead to more optimized object code.

Figure 3 shows the matrix multiplication of two 10x10 matrices \mathtt{u}_1 and \mathtt{u}_2 in Stateflow. The outer two loops use counters \mathtt{i} and \mathtt{j} to loop through rows of \mathtt{u}_1 and columns of \mathtt{u}_2 . The inner-most loop computes each element of the output matrix \mathtt{y}_1 as the dot product of the row from \mathtt{u}_1 and the column from \mathtt{u}_2 . The model uses nested loops very similar to the Stateflow <code>do-while</code> loop design pattern shown in Figure 2. The difference lies in the duplicate initializations of <code>y_1[i][j]</code> in the outer <code>i</code> and <code>j</code> loops.




Figure 3. Modeling multiplication of two 10x10 matrices without use of a modeling design pattern.

Figure 4 shows 42 LOC generated from this model. Note the checks for i and j with redundant initializations of $y_1[i][j]$ on lines 32–37 and 41–47. These multiple initializations can be reduced to just one initialization before the do-while loop in lines 25–29.

Figure 4. Generated C source code without the use of modeling design patterns.

Figure 5 shows an implementation of the same algorithm that makes proper use of a nested Stateflow <code>do-while</code> loop design pattern. The generated C source code (see Figure 6) has only 25 LOC compared with the 42 LOC shown in Figure 4. The redundant initializations of $y_1[i][j]$ and checks for i and j have been eliminated, resulting in more efficient C source code.




Figure 5. Modeling a multiplication of two 10x10 matrices using nested Stateflow do-while loop design patterns.

Figure 6. Generated C source code with the proper use of nested Stateflow do-while loop design patterns.

The reduced source code contains production code constructs, or C source code constructs in this case, that represent the algorithm more concisely. A subset of mappings from modeling design patterns to common C source code constructs can contain the following list (for other source code languages such as the C++ language, the list may contain different constructs):

- Data types, operators, and expressions such as data declarations, data type conversions, and type qualifiers
- Control flows such as if-then-else, switch, and forloops
- Functions and program structures such as void-void functions and calling external functions
- Structures such as nested structures and bit fields
- Arrays and pointers

A set for the Simulink modeling environment is available from The MathWorks^[5].

USING TARGET-OPTIMIZED CODE - During the automatic code generation process, it is efficient to replace appropriate sections of the C source code with optimized C code for a specific target. There are two techniques for doing this:

- Reuse existing handwritten or legacy code that has been tested and optimized for a specific target
- Use target-specific libraries that contain mappings of functions and operators to optimized object code

Figure 7 shows ANSI C and optimized C source code for the Infineon TriCore processor.

ANSI C code

```
void TFL 32_add_TriCore_Add_32(void)
{
    int32_T tmp;
    tmp = u_1 + u_2;
    if ((u_1 < 0) && (u_2 < 0) && (tmp >= 0)) {
        tmp = MIN_int32_T;
    } else {
        if ((u_1 > 0) && (u_2 > 0) && (tmp <= 0)) {
            tmp = MAX_int32_T;
        }
    }
    y_1 = tmp;
}</pre>
```

Target-optimized code for TriCore

```
inline int32_T tricore_add_s32_s32_s32_sat(int32_T a, int32_T b)
{
    return (__sat int) a + b;
}
```

Figure 7. ANSI C code and Infineon TriCore optimized code using a Target Function Library for two 32-bit fixed-point numbers.

The algorithm adds two 32-bit fixed-point numbers and performs saturation checks on the output. The second block of code is optimized using a single call to an intrinsic TriCore function that replaces the first block of code. This function is available through a Target Function Library (TFL) mapping using Real-Time Workshop Embedded Coder.

COMPILING C SOURCE CODE INTO OBJECT CODE

The previous section shows the use of modeling design patterns to optimize C source code for size. However, optimized C source code does not necessarily guarantee optimal object code in terms of size. Therefore, it is essential to understand the impact of the compilation and linking steps on the overall object code size.

Resources on embedded systems are limited. As a result, memory used to store instructions and registers used for computation are at a premium. In the matrix multiplication algorithm, execution time of the algorithm is heavily dependent on the number of instructions in the inner-most loop. We use three metrics to measure the quality of generated object code:

- Total number of instructions measured in bytes
- Number of inner-loop instructions measured in bytes
- Number of registers used

The following sections discuss three variables that affect the size of the compiled object code: microprocessor architecture, type of compiler, and compiler optimization. CHOOSING A MICROPROCESSOR ARCHITECTURE - Figure 8 shows a Stateflow chart that implements the same matrix multiplication algorithm shown in Figure 5 using nested Stateflow for-loop design patterns.




Figure 8. Modeling a multiplication of two 10x10 matrices with nested Stateflow for-loop design patterns.

The C source code generated from this model has 17 LOC, shown in Figure 9. It may appear to be more efficient compared with the 25 LOC generated using the Stateflow for-loop design pattern shown in Figure 6.

Figure 9. Generated C source code using nested Stateflow for-loop design patterns.

The C source code is compiled for the MCU 1 processor and shown in Figure 10 and Figure 11. For readability, the C source code is shown with the assembly code.

```
{
    int8_T sf_j;
    int8_T sf_i;
    int8_T sf_k;
    sf_i = 9;
0x40008108 DO_step:
                                                                    38800009 li
                                                                                                       r4 <sf_i>, 9
                 sf_j = 9;
0x4000810c DO_step+0x4:
           38600009 li
                                                                                                       r3 <sf_j>, 9
                                                                                                      r6, r3 <sf_j>, 0xa
r5 <sf_k>, 9
                                                                      38a00009
20 11
                                                                                                       r8, 0
                                                                     39000000 li
21 12
                r12, r4 <sf_i>, r6
r11, r12, 2
r7, r11, 0x4001
sf_i] * u_2[10 * sf_j + sf_k]
r12, r5 <sf_k>, 0xa
r12, r12, r4 <sf_i>
                                                                     7d843214
                                                                     = u_1[10 *
1d85000a
7d8c2214
                                                                                                      r12, r12, r4 <r /r </r>
r12, r12, 1
r12, r6, r5 <sf k>
r11, r9, 0x4001
r10, r12, 1
r12, r10, 0x4001
r12, r26, r20, r20
r11, -26372(r11)
r12, r11, r12
r8, r12, r8
                 0x40008130 DO_step+0x28:
0x40008134 DO_step+0x2c:
                                                                     5589083c
                                                                     7d862a14
               0x40008134 DO_step+0x2c:
0x40008136 DO_step+0x3d:
0x40008140 DO_step+0x3d:
0x40008140 DO_step+0x3d:
0x40008144 DO_step+0x3d:
0x40008140 DO_step+0x4d:
0x40008150 DO_step+0x4d:
0x40008150 DO_step+0x4d:
0x40008150 DO_step+0x4d:
0x40008150 DO_step+0x4d:
0x40008150 DO_step+0x4d:
                                                                     3d694001
                                                                                       addis
                                                                     558a083c
                                                                     3d8a4001
                                                                                       addis
                                                                     3d8a4001
a98c99c4
a96b98fc
7d8b61d6
7d0c4214
91079678
                                                                                                       r8, r12, r8
r8, -27016(r7)
23 14
24 15
                               + y_1[10 * sf_j
sf_k--;
                                                                  sf i];
            • 0x40008158 DO_step+0x50:
} while (sf_k >= 0
                                                                     34a5ffff subic.
                                                                                                      r5 <sf_k>, r5 <sf_k>, 1
25 16
            • 0x4000815c DO_step+0x54:
                                                                     4080ffcc bge
                                                                                                       DO_step+0x20 (0x40008128)
            3463ffff subic.
                                                                                                      r3 <sf_j>, r3 <sf_j>, 1
                                                                     4080ffac bge
                                                                                                       DO_step+0x8 (0x40008110)
29 20
30 21
           3484ffff subic.
                                                                                                      r4 <sf_i>, r4 <sf_i>, 1
                                                                     4080ffa0 bge
                                                                                                       DO_step+0x4 (0x4000810c)
            • 0x40008170 D0_step+0x68:
                                                                     4e800020 blr
```

Figure 10. C source and assembly codes for the matrix multiplication algorithm using do-while loop design pattern on MCU 1.

Figure 11. C source and assembly codes for matrix multiplication using for-loop design pattern on MCU 1.

Table 1 shows the metrics for the quality of the generated object code on several different processors. The use of a do-while loop design pattern instead of a for-loop design pattern results in notably better metrics

for the algorithm on the MCU 1 processor. The results are less significant for the other two processors. This shows an example where measuring LOC at the C source code level is insufficient to gauge the quality of the object code; architecture dependency may affect the choice of modeling design pattern used in the model.

D :	T		
Design patterns	Total number of	Inner-loop	Number of
	instructions	instructions	registers
	(bytes)	(bytes)	, and the second
MCU 1			
for-loop	120	56	12
do-while loop	104	52	10
MCU 2			
for-loop	78	38	7
do-while loop	74	36	7
DSP 2			
for-loop	114	52	8
do-while loop	104	48	8

Table 1. Metrics for quality of the generated object code for the matrix multiplication algorithm on different processors.

CHOOSING A COMPILER - The intrinsic characteristics of a compiler can affect the quality of the object code. Table 2 summarizes the metrics for object code generated for the for-loop design pattern example using the <code>-Osize</code> compiler optimization flag available for both compilers.

Compiler	Total number of instructions (bytes)		
MCU 1			
Green Hills	120		
GCC	204		
MCU 2			
Green Hills	78		
GCC	118		
DSP 1			
Green Hills	128		
GCC	220		

Table 2. Metrics for quality of the generated object code for the matrix multiplication algorithm on different compilers and processors.

USING COMPILER-SPECIFIC OPTIMIZATIONS - The - Osize optimization flag minimizes object code size Using the compiler's code optimization technologies. It may optimize code size at the expense of speed. A similar flag, -O, can also be used to optimize object code for a balance of both size and speed.

Figure 10 shows the assembly code generated from the do-while loop design pattern with the -Osize optimization flag for the MCU 1 processor. Compared with this result, the assembly code is larger without the use of the flag, as shown in Figure 12.

0			world DO eta	n (regid)			
10	1		void DO_ste	p (voia)			
	2		` (
	3		int8 T	sf i:			
13			int8_T int8_T	sf i;			
14			int8 T	sf k;			
15	6		sf_i =	9;			
			0x40008108	DO_step:	38e00009	li	r7 <sf_i>, 9</sf_i>
16			do (
17	8		sf_j	= 9; DO_step+0x4:			
			0x4000810c	DO_step+0x4:	38c00009	11	r6 <sf_j>, 9</sf_j>
18			do {				
19	10		sf_	k = 9;			
			0x40008110		39000009	11	r8 <sf_k>, 9</sf_k>
20	11		0240000114	[sf_i + 10 * sf_j] =	U;	****	will we conf in
		- :	0x40000114	DO_step+0xc: DO step+0x10:	7ccb3378	mr olvri	r11, r6 <sf_j> r12, r11, 2</sf_j>
			0x40000110	DO_step+0x14:	556c103a 7d6c5a14	add	r11, r12, r11
				DO_step+0x14:	556b083c	slwi	r11, r11, 1
			0x40008124	DO_step+0x1c:	7d875a14	add	r12, r7 <sf_i>, r11</sf_i>
			0x40008128	DO_step+0x20:	558b103a	slwi	r11, r12, 2
			0x4000812c	DO_step+0x24:	3d804001	lis	r12, 0x4001
			0x40008130	DO step+0x28:	398c9b8c	subi	r12, r12, 0x6474
			0x40008134	DO_step+0x2c:	7d6c5a14	add	r11, r12, r11
			0x40008138	DO_step+0x30:		11	r12, 0
			0x4000813c		918b0000	stw	r12, 0(r11)
	12		do	{			
22	13:		У	_1[sf_i + 10 * sf_j]	= u_1[10 *	sf_k + sf	_i] * u_2[10 * sf_j + sf_k]
			0x40008140	DO_step+0x38: DO_step+0x3c:	7ccb3378	mr	r11, r6 <sf_j> r12, r11, 2</sf_j>
			0x40008144	DO_step+0x3c:	556c103a	slwi	r12, r11, Z
			0x40008148	DO_step+0x40:	7d6c5a14	add	r11, r12, r11
			0x4000814c 0x40008150	DO_step+0x44:	556b083c 7d875a14	slwi add	r11, r11, 1 r12, r7 <sf_i>, r11</sf_i>
			0x40008150	DO_step+0x48: DO step+0x4c:	70875a14 558b103a		r11, r12, 2
		- 1	0x40000134	DO_step+0x50:		lis	
		- 1	0x40008158 0x4000815c	DO_step+0x54:	398c9b8c	subi	r12, 0x4001 r12, r12, 0x6474
			0.40008160	DO sten+Ov58:	7d2c5a14	add	r9, r12, r11
			0x40008164	DO_step+0x5c:	7d0b4378		r11, r8 <sf_k></sf_k>
			0x40008168	DO_step+0x60:	556c103a	slwi	r12, r11, 2
				DO step+0x64:	7d6c5a14	add	r11, r12, r11
			0x40008170	DO_step+0x68:	556b083c		r11, r11, 1
			0x40008174	DO step+0x6c:	7d8b3a14	add	r11, r11, 1 r12, r11, r7 <sf_i> r11, r12, 1</sf_i>
			0x40008178	DO step+0x70:	558b083c	slwi	r11, r12, 1
			0x4000817c	DO_step+0x74:	24004001	1 i o	r12, 0x4001
			0x40008180	DO_step+0x78:	398c9e10	subi	r12, r12, 0x61f0 r10, r12, r11
			0x40008184	DO step+0x7c:	I G I C C G G I I	Cicici	r10, r12, r11
			0x40008188	DO_step+0x80:	7ccb3378	mr	r11, r6 <sf_j></sf_j>
			0x4000818c 0x40008190	DO_step+0x84:	556c103a	slwi	r12, r11, 2 r11, r12, r11
					Idocodii	aua	r11, r12, r11
			0x40008194	DO_step+0x8c:	556b083c	slwi	r11, r11, 1
			0x40008198 0x4000819c	DO_step+0x90:	7d8b4214	add	r12, r11, r8 <sf_k> r11, r12, 1</sf_k>
					558b083c 3d804001	slwi	r11, r12, 1
		:		DO_step+0x98:		lis	r12, 0x4001
		- :	0x400081a4 0x400081a8	DO_step+0x9c: DO step+0xaO:	398c9ed8 7d8c5a14	add	r12, r12, 0x6128 r12, r12, r11
		- 1	0.400001	DO	a96a0000	1ha	r11, O(r10)
			0x400081b0	DO_step+0xa8:			r12. 0(r12)
			0x400081b4	DO step+Oxac:	a98c0000 7d4b61d6	mullw	r12, 0(r12) r10, r11, r12
ı				DO step+0xb0:	7ccb3378	mr	r11, r6 <sf_j></sf_j>
					556c103a		r12, r11, 2
ı			0x400081c0	DO_step+0xb4: DO_step+0xb8:	7d6c5a14	add	r11, r12, r11
ı			0x400081c4	DO_step+Oxbc:	556b083c	slwi	r11, r11, 1
ı			0x400081c8	DO_step+0xc0:	7d8b3a14	add	r12, r11, r7 <sf_i></sf_i>
1			0x400081cc	DO step+0xc4:			r11 r12 2
1			0x400081d0		3d804001	slwi lis	r12, 0x4001
ı			0x400081d4	DO_step+0xcc:			r12, r12, 0x6474
1			0x400081d8	DO_step+0xdO:	7d8c5a14	add lwz	r12, r12, r11 r12, 0(r12)
ı			0x400081dc 0x400081e0				114, U(T14)
ı			0x400081e0	DO_step+0xd8: DO step+0xdc:	7d8a6214 91890000	add stw	r12, r10, r12 r12, 0(r9)
23	14		0740000164	+ y_1[10 * sf_j + s		20W	112, 0(19)
	15		9	f k;	1,		
ľ,			0x400081e8	DO_step+0xe0:	3508ffff	subic.	r8 <sf k="">, r8 <sf k="">, 1</sf></sf>
25	16) w	hile (sf_k >= 0);			
			0x400081ec	DO step+0xe4:	4080ff54	bge	DO step+0x38 (0x40008140)
26	17 18			_			=
27	18		sf	j;			
			0x400081f0	DO_step+0xe8:	34c6ffff	subic.	r6 <sf_j>, r6 <sf_j>, 1</sf_j></sf_j>
28	19) whi	le (sf_j >= 0);			
			0x400081f4	DO_step+Oxec:	4080ff1c	bge	DO_step+0x8 (0x40008110)
	20						
30	21		sf_i-	-;			
L		۰	0x400081f8	DO_step+0xf0:	34e7ffff	subic.	r7 <sf_i>, r7 <sf_i>, 1</sf_i></sf_i>
31	22			(sf_i >= 0);			
	2.0			DO_step+0xf4:	4080ff10	bge	DO_step+0x4 (0x4000810c)
	23 24		}				
53	24) 0x40008200	DO staniOvf0:	4e800020	blr	
		-	0740000500	DO_step+0xf8:	2000020	NAT.	

Figure 12. Assembly code generated without compiler optimization -Osize flag for MCU 1.

A summary of the comparisons is shown in Table 3. As expected, compiler optimizations affect the quality of the object code^[6].

-Osize optimization flag	Total number of instructions (bytes)	Inner-loop instructions (bytes)	Number of registers
On	104	52	10
Off	248	172	7

Table 3. Metrics for quality of the generated object code for the matrix multiplication algorithm on MCU 1

CONCLUSION

In Model-Based Design, the quality of the object code measured in terms of size is critical for final deployment. It may impact pricing decisions such as the choice of processor and memory. Thus, incorporating techniques to optimize object code as a goal of embedded controller design can significantly reduce costs and development times.

Several key steps in the code generation workflow impact the size of the final object code. Techniques such as using modeling patterns and target-optimized code can streamline the generated C source code. Furthermore, the choice of microprocessor architecture, compiler, and compiler-specific optimizations can affect the choice of the modeling pattern.

To gain maximum leverage from these techniques, organizations can invest in:

- Undertaking detailed studies to gain a better understanding of various parameters that optimize object code at these steps in the workflow
- Establishing a culture that proactively data mines and gathers these optimizations into a set of best practices that serve as organizational memory for future designs

ACKNOWLEDGMENTS

The authors would like to acknowledge the following fellow MathWorks staff who contributed to the development of the ideas used in this paper and the writing of this paper: Arvind Jayaraman, Scott Prochaska, Thomas Maier-Komor, and Tom Erkkinen.

REFERENCES

- 1. P. F. Smith, S. Prabhu, J. Friedman, Best Practices for Establishing a Model-Based Design Culture, SAE Paper 2007-01-0777, 2007.
- T. Erkkinen, S. Breiner, Automatic Code Generation—Technology Adoption Lessons Learned from Commercial Vehicle Case Studies, SAE Paper 2007-01-4249, 2007.
- J. L. Hennessy, D. A. Patterson, D. Goldberg, Computer Architecture: A Quantitative Approach, 3rd Edition, Morgan Kaufmann Publishers Inc., 2002.
- E. Freeman, E. Freeman, B. Bates, K. Sierra, Head First Design Patterns, 1st Edition, O'Reilly Media, Inc., 2004.
- 5. The MathWorks, Inc., Modeling Patterns for C Constructs:
 - www.mathworks.com/support/solutions/data/1-6AWSQ9.html.
- A. V. Aho, M. S. Lam, R. Sethi, J. D. Ullman, Compilers: Principles, Techniques, and Tools, 2nd Edition, 2006 Addison-Wesley.

CONTACT

Bill Chou, embedded code generation and verification marketing, The MathWorks, Bill.Chou@mathworks.com

Saurabh Mahapatra, Simulink platform marketing, The MathWorks, Saurabh.Mahapatra@mathworks.com

MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See www.mathworks.com/trademarks for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.