This example illustrates the floating-point workflow that integrates IP libraries provided by vendors, such as Altera and Xilinx. For more information on how to map designs to floating-point libraries, refer to the FPGA Floating-Point Library Mapping documentation. Deployment HDL Coder Code