AXIInterfaces.png AccelerateSOCArchitectureSimulationExample_01.png AccelerateSOCArchitectureSimulationExample_02.png AlgViewPicture.png AnalyzingTaskOverrunsInControlSystemExample_01.png AnalyzingTaskOverrunsInControlSystemExample_02.png AnalyzingTaskOverrunsInControlSystemExample_03.png AnalyzingTaskOverrunsInControlSystemExample_04.png AnalyzingTaskOverrunsInControlSystemExample_05.png AnalyzingTaskOverrunsInControlSystemExample_06.png AnalyzingTaskOverrunsInControlSystemExample_07.png AnalyzingTaskOverrunsInControlSystemExample_08.png AnalyzingTaskOverrunsInControlSystemExample_09.png AnalyzingTaskOverrunsInControlSystemExample_10.png AnalyzingTaskOverrunsInControlSystemExample_11.png BasicDataLoggingExample_01.png BasicDataLoggingExample_02.png BasicDataLoggingExample_03.png BidirectionalInterprocessDataExchangeExample_01.png BidirectionalInterprocessDataExchangeExample_02.png CompareFIRFilterImplAAExample_01.png CompareFIRFilterImplAAExample_02.png CompareFIRFilterImplAAExample_03.png CreateEventDrivenTaskModelExample_01.png CreateEventDrivenTaskModelExample_02.png CreateEventDrivenTaskModelExample_03.png CreateModelWithATimerDrivenTaskExample_01.png CreateModelWithATimerDrivenTaskExample_02.png CreateModelWithATimerDrivenTaskExample_03.png DLProfilingReport.png EffectKernelLatencyOnTaskExecutionExample_01.png EventDrivenTaskExample_01.png EventDrivenTaskExample_02.png EventDrivenTaskExample_03.png EventDrivenTaskExample_04.png ExportCustomReferenceDesignExample_01.png ExportCustomReferenceDesignExample_02.png FFTImplMLAAExample_01.png FFTImplMLAAExample_02.png FPGADataCapture1.png FPGADataCapture2.png GenerateFPGADataCaptureIP.png GeneratePWMWaveformsFor3PhaseDCDCConverterExample_01.png GeneratePWMWaveformsFor3PhaseDCDCConverterExample_02.png GeneratePWMWaveformsFor3PhaseDCDCConverterExample_03.png GettingStartedWithRFSoCExample_01.png GettingStartedWithRFSoCExample_02.png GettingStartedWithRFSoCExample_03.png GettingStartedWithRFSoCExample_04.png GettingStartedWithRFSoCExample_05.png GettingStartedWithRFSoCExample_06.png GettingStartedWithRFSoCExample_07.png GettingStartedWithRFSoCExample_08.png HistogramEqualizationFrameBufferExample_01.png HistogramEqualizationFrameBufferExample_eq00190616901548809724.png HistogramEqualizationFrameBufferExample_eq10898559016985934824.png HistogramEqualizationFrameBufferExample_eq16341756877730810390.png IPCoreGenWorkflow1.png IPCoreGenWorkflow2.png IPCoreGenWorkflow3.png IntegratingFDCIP1.png IntegratingFDCIP2.png IntegratingFDCIP3.png LogicAnalyzerOut.png MCIPCoreReport1.png MemoryTrafficGeneratorExample_01.png MultiCoreTaskExecutionExample_01.png MultiprocessorDataLoggingExample_01.png MultiprocessorDataLoggingExample_02.png OneWayInterprocessCommunicationExample_01.png OneWayInterprocessCommunicationExample_02.png OpenTheSoCBlocksetLibraryExample_01.png PacketBasedADSBTransceiverExample_01.png PacketBasedADSBTransceiverExample_02.png PacketBasedADSBTransceiverExample_03.png PacketBasedADSBTransceiverExample_04.png PacketBasedADSBTransceiverExample_eq15682021858115464603.png PulseCenterMeasureEventFromPWMExample_01.png PulseCenterMeasureEventFromPWMExample_02.png PulseCenterMeasureEventFromPWMExample_03.png RandomAccessOfExternalMemoryExample_01.png RandomAccessOfExternalMemoryExample_02.png ReceivingSignalWaveformUsingDDR4OnXilinxRFSoCDeviceExample_01.png ReceivingSignalWaveformUsingDDR4OnXilinxRFSoCDeviceExample_02.png ReceivingSignalWaveformUsingDDR4OnXilinxRFSoCDeviceExample_03.png RecordIODataFromSoCDeviceExample_01.png RecordIODataFromSoCDeviceExample_02.png ReportSymPicture.png ReportTransPicture.png SchedulabilityAnalysisForMulticoreSoCApplicationsExample_01.png SchedulabilityAnalysisForMulticoreSoCApplicationsExample_02.png SchedulabilityAnalysisForMulticoreSoCApplicationsExample_03.png SchedulabilityAnalysisForMulticoreSoCApplicationsExample_04.png SchedulabilityAnalysisForMulticoreSoCApplicationsExample_05.png SchedulabilityAnalysisForMulticoreSoCApplicationsExample_06.png SchedulabilityAnalysisForMulticoreSoCApplicationsExample_07.png SchedulabilityAnalysisForMulticoreSoCApplicationsExample_08.png SimulateWithIODataExample_01.png SoCMotorControlExample_01.png SoCMotorControlExample_02.png StreamingDataFromHardwareToSoftwareExample_01.png StreamingDataFromHardwareToSoftwareExample_02.png StreamingDataFromHardwareToSoftwareExample_eq02039048886392178740.png StreamingDataFromHardwareToSoftwareExample_eq03567530435919248911.png StreamingDataFromHardwareToSoftwareExample_eq04376852985994847296.png StreamingDataFromHardwareToSoftwareExample_eq04738286408926345786.png StreamingDataFromSoftwareToHardwareExample_01.png StreamingDataFromSoftwareToHardwareExample_eq02039048886392178740.png StreamingDataFromSoftwareToHardwareExample_eq03567530435919248911.png StreamingDataFromSoftwareToHardwareExample_eq04376852985994847296.png StreamingDataFromSoftwareToHardwareExample_eq09051024208842759868.png SubSampledDataLoggingExample_01.png SubSampledDataLoggingExample_02.png SubSampledDataLoggingExample_03.png SymmetricPWMWaveformExample_01.png SymmetricPWMWaveformExample_02.png SymmetricPWMWaveformExample_03.png TaskDropsInSimulationExample_01.png TaskDropsInSimulationExample_02.png TaskDropsInSimulationExample_03.png TaskExecutionExample_01.png TaskExecutionExample_02.png TaskExecutionExample_03.png TaskExecutionExample_04.png TaskExecutionExample_05.png TaskExecutionReportForSoCModelExample_01.png TaskExecutionReportForSoCModelExample_02.png TaskExecutionReportForSoCModelExample_03.png TaskExecutionReportForSoCModelExample_04.png TaskManagerPrememptionExample_01.png TaskManagerPrememptionExample_02.png TimerDrivenTaskExample_01.png TimerDrivenTaskExample_02.png TimerDrivenTaskExample_03.png TimerDrivenTaskExample_04.png TriggeringSoftwareTasksByFPGAInterruptsExample_01.png TriggeringSoftwareTasksByFPGAInterruptsExample_02.png TriggeringSoftwareTasksByFPGAInterruptsExample_03.png UseIPCoreGenerationWorkflowToTargetSoCModelExample_01.png UseIPCoreGenerationWorkflowToTargetSoCModelExample_02.png UseIPCoreGenerationWorkflowToTargetSoCModelExample_03.png UseIPCoreGenerationWorkflowToTargetSoCModelExample_04.png UseIPCoreGenerationWorkflowToTargetSoCModelExample_05.png UseIPCoreGenerationWorkflowToTargetSoCModelExample_06.png UseIPCoreGenerationWorkflowToTargetSoCModelExample_07.png UseIPCoreGenerationWorkflowToTargetSoCModelExample_08.png UseIPCoreGenerationWorkflowToTargetSoCModelExample_09.png UsingScheduleEditorInSoCApplicationsExample_01.png UsingScheduleEditorInSoCApplicationsExample_02.png UsingScheduleEditorInSoCApplicationsExample_03.png UsingScheduleEditorInSoCApplicationsExample_04.png UsingScheduleEditorInSoCApplicationsExample_05.png UsingTaskTimingInfoExample_01.png function_report.png function_report_static.png hdlIPImporterScreen1.png hdlIPImporterScreen2.png hdlIPImporterScreen3.png hdlIPImporterScreen4.png hdlIPImporterScreen7.png hdlIPImporterScreen8.png kernel-latency.png model_report.png model_report_static.png open_view_picture_new3.png rfsocmodClassDUT.png rfsocmodClassDUTRAM.png sdi_multicore.png settings-table.png socExportReferenceDesignGeneratedFiles.png socExportReferenceDesign_ConnectInterface.png soc_ADSB_fifo_nodrops.png soc_ADSB_host_printout.png soc_ADSB_lawaves.png soc_ADSB_plot_data_throughput.png soc_ADSB_swdiags_new.png soc_ADSB_task_schedule_new.PNG soc_ddr4datacapture_adccapture.png soc_ddr4datacapture_adcout.png soc_ddr4datacapture_dacout.png soc_ddr4datacapture_rfdc.png soc_ddr4datacapture_swmodel.png soc_determining_task_timing_pil.png soc_determining_task_timing_sil.png soc_determining_task_timing_soc1.png soc_determining_task_timing_soc2.png soc_determining_task_timing_table.png soc_histogram_bw_contention_LA.png soc_histogram_bw_contention_usage.png soc_histogram_bw_usage.png soc_histogram_bw_usage_hw.png soc_histogram_contention_mask.png soc_hwsw_interrupt_Figure1.png soc_hwsw_interrupt_Figure2.png soc_hwsw_stream_Figure1.PNG soc_hwsw_stream_Figure2.PNG soc_hwsw_stream_Figure3.PNG soc_hwsw_stream_Figure4.PNG soc_hwsw_stream_Figure5.PNG soc_hwsw_stream_Table1.PNG soc_hwsw_stream_Table2.PNG soc_hwsw_stream_Table3.PNG soc_image_rotation_dataflow.png soc_image_rotation_input.png soc_image_rotation_output.png soc_image_rotation_waveform.png soc_memory_tragffic_Figure1.png soc_memory_tragffic_Figure4.png soc_memory_tragffic_Figure6.png soc_memory_tragffic_Figure9.jpg soc_motor_foc.png soc_motor_foc_hwsw.png soc_motor_response.png soc_motor_speed.png soc_motor_task.png soc_recording_and_playback_bist.png soc_recording_and_playback_switch.png soc_swhw_stream_case3sim.png soc_swhw_stream_case4sim.png soc_swhw_stream_table1.png soc_swhw_stream_table2.png soc_swhw_stream_table3.png soc_task_execution_intro_concept_new.png soc_task_execution_intro_flowchart.png soc_task_execution_intro_simparam.png soc_task_execution_intro_taskmgrmaintab.png soc_task_execution_intro_taskmgrsimtab.png soc_task_execution_step1_report.png soc_task_execution_step1_sdi.png soc_task_execution_step2_report.png soc_task_execution_step2_sdi_new.png soc_task_execution_step3_report.png soc_task_execution_step4_report.png xxAXIInterfaces.png xxAlgViewPicture.png xxDLProfilingReport.png xxFPGADataCapture1.png xxFPGADataCapture2.png xxGenerateFPGADataCaptureIP.png xxIPCoreGenWorkflow1.png xxIPCoreGenWorkflow2.png xxIPCoreGenWorkflow3.png xxIntegratingFDCIP1.png xxIntegratingFDCIP2.png xxIntegratingFDCIP3.png xxLogicAnalyzerOut.png xxMCIPCoreReport1.png xxOneWayInterprocessCommunicationExample_02.png xxReportSymPicture.png xxReportTransPicture.png xxfunction_report.png xxfunction_report_static.png xxhdlIPImporterScreen1.png xxhdlIPImporterScreen2.png xxhdlIPImporterScreen3.png xxhdlIPImporterScreen4.png xxhdlIPImporterScreen7.png xxhdlIPImporterScreen8.png xxkernel-latency.png xxmodel_report.png xxmodel_report_static.png xxopen_view_picture_new3.png xxrfsocmodClassDUT.png xxrfsocmodClassDUTRAM.png xxsdi_multicore.png xxsettings-table.png xxsocExportReferenceDesignGeneratedFiles.png xxsocExportReferenceDesign_ConnectInterface.png xxsoc_ADSB_fifo_nodrops.png xxsoc_ADSB_host_printout.png xxsoc_ADSB_lawaves.png xxsoc_ADSB_plot_data_throughput.png xxsoc_ADSB_swdiags_new.png xxsoc_ADSB_task_schedule_new.PNG xxsoc_ddr4datacapture_adccapture.png xxsoc_ddr4datacapture_adcout.png xxsoc_ddr4datacapture_dacout.png xxsoc_ddr4datacapture_rfdc.png xxsoc_ddr4datacapture_swmodel.png xxsoc_determining_task_timing_pil.png xxsoc_determining_task_timing_sil.png xxsoc_determining_task_timing_soc1.png xxsoc_determining_task_timing_soc2.png xxsoc_determining_task_timing_table.png xxsoc_histogram_bw_contention_LA.png xxsoc_histogram_bw_contention_usage.png xxsoc_histogram_bw_usage.png xxsoc_histogram_bw_usage_hw.png xxsoc_histogram_contention_mask.png xxsoc_hwsw_interrupt_Figure1.png xxsoc_hwsw_interrupt_Figure2.png xxsoc_hwsw_stream_Figure1.PNG xxsoc_hwsw_stream_Figure2.PNG xxsoc_hwsw_stream_Figure3.PNG xxsoc_hwsw_stream_Figure4.PNG xxsoc_hwsw_stream_Figure5.PNG xxsoc_hwsw_stream_Table1.PNG xxsoc_hwsw_stream_Table2.PNG xxsoc_hwsw_stream_Table3.PNG xxsoc_image_rotation_dataflow.png xxsoc_image_rotation_input.png xxsoc_image_rotation_output.png xxsoc_image_rotation_waveform.png xxsoc_memory_tragffic_Figure1.png xxsoc_memory_tragffic_Figure4.png xxsoc_memory_tragffic_Figure6.png xxsoc_memory_tragffic_Figure9.jpg xxsoc_motor_foc.png xxsoc_motor_foc_hwsw.png xxsoc_motor_response.png xxsoc_motor_speed.png xxsoc_motor_task.png xxsoc_recording_and_playback_bist.png xxsoc_recording_and_playback_switch.png xxsoc_swhw_stream_case3sim.png xxsoc_swhw_stream_case4sim.png xxsoc_swhw_stream_table1.png xxsoc_swhw_stream_table2.png xxsoc_swhw_stream_table3.png xxsoc_task_execution_intro_concept_new.png xxsoc_task_execution_intro_flowchart.png xxsoc_task_execution_intro_simparam.png xxsoc_task_execution_intro_taskmgrmaintab.png xxsoc_task_execution_intro_taskmgrsimtab.png xxsoc_task_execution_step1_report.png xxsoc_task_execution_step1_sdi.png xxsoc_task_execution_step2_report.png xxsoc_task_execution_step2_sdi_new.png xxsoc_task_execution_step3_report.png xxsoc_task_execution_step4_report.png